| 数据搜索系统,热门电子元器件搜索 |
|
HD74LS73AP 数据表(PDF) 3 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD74LS73AP 数据表(HTML) 3 Page - Renesas Technology Corp |
|
3 / 7 page ![]() HD74LS73A Rev.3.00, Jul.22.2005, page 3 of 6 Electrical Characteristics (Ta = –20 to +75 °C) Item Symbol min. typ.* max. Unit Condition VIH 2.0 — — V Input voltage VIL — — 0.8 V VOH 2.7 — — V VCC = 4.75 V, VIH = 2 V, VIL = 0.8 V, IOH = –400 µA — — 0.5 IOL = 8 mA Output voltage VOL — — 0.4 V IOL = 4 mA VCC = 4.75 V, VIH = 2 V, VIL = 0.8 V J, K — — 20 Clear — — 60 Clock IIH — — 80 µA VCC = 5.25 V, VI = 2.7 V J, K — — –0.4 Clear — — –0.8 Clock IIL — — –0.8 mA VCC = 5.25 V, VI = 0.4 V J, K — — 0.1 Clear — — 0.3 Input current Clock II — — 0.4 mA VCC = 5.25 V, VI = 7 V Short-circuit output current IOS –20 — –100 mA VCC = 5.25 V Supply current** ICC — 4 6 mA VCC = 5.25 V Input clamp voltage VIK — — –1.5 V VCC = 4.75 V, IIN = –18 mA Notes: * VCC = 5 V, Ta = 25°C ** With all outputs open, ICC is measured with the Q and Q outputs high in turn. At time of measurement, the clock input is founded. Switching Characteristics (VCC = 5 V, Ta = 25°C) Item Symbol Inputs Outputs min. typ. max. Unit Condition Maximum clock frequency fmax 30 45 — MHz tPLH — 15 20 ns Propagation delay time tPHL Clear Clock Q, Q — 15 20 ns CL = 15 pF, RL = 2 k Ω Timing Definition J, K Clock 0 V 3 V 0 V 3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V 1.3 V "H" Data "L" Data tw tsu th tsu th |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |