M38040FEHKP datasheet(82/116 Pages) RENESAS

82 / 116 page

Rev.1.01

Jan 25, 2005

page 82 of 114

REJ03B0131-0101Z

3804 Group (Spec. H)

Fig. 81 CPU rewrite mode set/release flowchart

Figure 81 shows a flowchart for setting/releasing CPU rewrite

mode.

Fig. 80 Structure of flash memory control register 2

Table 14 State of E/W inhibition function

All user block E/W

enable bit

8 KB user block E/W

enable bit

8 KB ✕ 2 block

Addresses C00016 to FFFF16

E/W disabled

E/W enabled

16 KB + 24 KB block

Addresses 200016 to BFFF16

E/W disabled

E/W enabled

Data block

Addresses 100016 to 1FFF16

E/W enabled

Notes 1: For this bit to be set to “1”, the user needs to write a “0” and then a

“1” to it in succession. For this bit to be set to “0”, write “0” only to

this bit.

2: Effective only when the CPU rewrite mode select bit = “1”.

Not used

Not used (do not write “1” to this bit.)

All user block E/W enable bit (Notes 1, 2)

0 :

E/W disabled

1 :

E/W enabled

Flash memory control register 2

(FMCR2: address : 0FE216: initial value: 4516)

Not used

End

Start

Execute read array command (Note 2)

Single-chip mode or Boot mode

Set CPU mode register (Note 1)

Using software command executes erase,

program, or other operation

Jump to control program transferred to internal

RAM

(Subsequent operations are executed by control

program in this RAM)

Transfer CPU rewrite mode control program to

internal RAM

Notes 1: Set the main clock as follows depending on the clock division ratio selection bits of CPU

mode register (bits 6, 7 of address 003B16).

2: Before exiting the CPU rewrite mode after completing erase or program operation, always

be sure to execute the read array command.

Write “0” to CPU rewrite mode select bit

Set CPU rewrite mode select bit to “1” (by

writing “0” and then “1” in succession)

Set all user block E/W enable bit to “1”

(by writing “0” and then “1” in succession)

Set 8 KB user block E/W enable bit

(At E/W disabled; writing “0”, at E/W enabled;

writing “0” and then “1” in succession)

Set all user block E/W enable bit to “0”

Set 8 KB user block E/W enable bit to “0”

M38040FEHKP 数据表(PDF) 82 Page - Renesas Technology Corp

M38040FEHKP 数据表(HTML) 82 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

M38040FEHKP 数据表(PDF) 82 Page - Renesas Technology Corp

M38040FEHKP 数据表(HTML) 82 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载