M38040FEHKP datasheet(85/116 Pages) RENESAS

85 / 116 page

Rev.1.01

Jan 25, 2005

page 85 of 114

REJ03B0131-0101Z

3804 Group (Spec. H)

• Block Erase Command (2016/D016)

By writing the command code “2016” in the first bus cycle and the

confirmation command code “D016” and the block address in the

second bus cycle that follows, the block erase (erase and erase

verify) operation starts for the block address of the flash memory

to be specified.

Whether the block erase operation is completed can be confirmed

by read status register or the RY/BY status flag of flash memory

control register. At the same time the block erase operation starts,

the read status register mode is automatically entered, so that the

contents of the status register can be read out. The status register

bit 7 (SR7) is set to “0” at the same time the block erase operation

starts and is returned to “1” upon completion of the block erase

operation. In this case, the read status register mode remains ac-

tive until the read array command (FF16) is written.

The RY/BY status flag is “0” during block erase operation and “1”

when the block erase operation is completed as is the status reg-

ister bit 7.

After the block erase ends, erase results can be checked by read-

ing the status register. For details, refer to the section where the

status register is detailed.

Fig. 83 Erase flowchart

Write “2016”

“D016”

Block address

Erase completed

(write read command

“FF16”)

YES

Start

Write

SR5 = “0” ?

Erase error

YES

SR7 = “1”?

RY/BY = “1”?

Read status register

M38040FEHKP 数据表(PDF) 85 Page - Renesas Technology Corp

M38040FEHKP 数据表(HTML) 85 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载