| 数据搜索系统,热门电子元器件搜索 |
|
M35074 数据表(PDF) 29 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M35074 数据表(HTML) 29 Page - Renesas Technology Corp |
|
29 / 44 page ![]() MITSUBISHI MICROCOMPUTERS M35074-XXXSP SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS 28 Parameter Symbol fCLK tHIGH tLOW tR tF tHD : STA tSU : STA tHD : DAT tSU : DAT tSU : STO tBUF tSP Clock frequency HIGH period of Clock LOW period of Clock SDA & SCL rise time SDA & SCL fall time Hold time at START status Set up time at START status Data input hold time Data input setup time Set up time at STOP state Bus release time Input filter / spike suppress (SDA & SCL pin) Min. 0 4000 4700 – – 4000 4700 0 250 4000 4700 N/A Max. 100 – – 1000 300 – – – – – – N/A Min. 0 600 1300 20+(Note) 0.1CB 20+(Note) 0.1CB 600 600 0 100 600 1300 0 Max. 400 – – 300 300 – – – – – – 50 Unit Limits Typ. mode High-speed mode KHz ns ns ns ns ns ns ns ns ns ns ns Remarks Note: CB = total capacitance of 1 bus line. (3) TIMING REQUIREMENTS Data input Time must be re- leased bus before next transmission Only at START state repeating generation Fig.16 Data input timing SCL SDA tSP tsu : STA tHD : STA tHD : DAT tSU : DAT tF tHIGH tLOW tR tSU : STO tBUF |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |