数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 698 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 698 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 694Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 695Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 696Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 697Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 698Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 699Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 700Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 701Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 702Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 698 / 1158 page
background image
Section 14 Watchdog Timer (WDT)
Rev.1.00 Jun. 07, 2006 Page 646 of 1102
REJ09B0294-0100
Bit
Bit Name
Initial
Value
R/W
Description
5
0
R/W
Reserved
Although this bit is readable/writable, reading from or
writing to this bit does not affect operation.
4 to 0
All 1
R
Reserved
These are read-only bits and cannot be modified.
Note:
*
Only 0 can be written to this bit, to clear the flag.
14.4
Operation
14.4.1
Watchdog Timer Mode
To use the WDT in watchdog timer mode, set both the WT/
IT and TME bits in TCSR to 1.
During watchdog timer operation, if TCNT overflows without being rewritten because of a system
crash or other error, the
WDTOVF signal is output. This ensures that TCNT does not overflow
while the system is operating normally. Software must prevent TCNT overflows by rewriting the
TCNT value (normally H'00 is written) before overflow occurs. This
WDTOVF signal can be used
to reset the LSI internally in watchdog timer mode.
If TCNT overflows when the RSTE bit in RSTCSR is set to 1, a signal that resets this LSI
internally is generated at the same time as the
WDTOVF signal. If a reset caused by a signal input
to the
RES pin occurs at the same time as a reset caused by a WDT overflow, the RES pin reset
has priority and the WOVF bit in RSTCSR is cleared to 0.
The
WDTOVF signal is output for 133 cycles of Pφ when RSTE = 1 in RSTCSR, and for 130
cycles of P
φ when RSTE = 0 in RSTCSR. The internal reset signal is output for 519 cycles of Pφ.
When RSTE = 1, an internal reset signal is generated. Since the system clock control register
(SCKCR) is initialized, the multiplication ratio of P
φ becomes the initial value.
When RSTE = 0, an internal reset signal is not generated. Neither SCKCR nor the multiplication
ratio of P
φ is changed.
When TCNT overflows in watchdog timer mode, the WOVF bit in RSTCSR is set to 1. If TCNT
overflows when the RSTE bit in RSTCSR is set to 1, an internal reset signal is generated for the
entire LSI.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com