 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
H8SX/1663 数据表(PDF) 694 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX/1663 数据表(HTML) 694 Page - Renesas Technology Corp |
|
|
694 / 1158 page  Section 14 Watchdog Timer (WDT) Rev.1.00 Jun. 07, 2006 Page 642 of 1102 REJ09B0294-0100 Overflow Interrupt control WOVI (interrupt request signal) Internal reset signal* WDTOVF Reset control RSTCSR TCNT TCSR P φ/2 P φ/64 P φ/128 P φ/512 P φ/2048 P φ/8192 P φ/32768 P φ/131072 Clock Clock select Internal clocks Bus interface Module bus TCSR: TCNT: RSTCSR: Note: * An internal reset signal can be generated by the RSTCSR setting. Timer control/status register Timer counter Reset control/status register WDT [Legend] Figure 14.1 Block Diagram of WDT 14.2 Input/Output Pin Table 14.1 shows the WDT pin configuration. Table 14.1 Pin Configuration Name Symbol I/O Function Watchdog timer overflow WDTOVF Output Outputs a counter overflow signal in watchdog timer mode |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
