数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 733 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 733 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 729Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 730Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 731Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 732Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 733Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 734Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 735Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 736Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 737Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 733 / 1158 page
background image
Section 15 Serial Communication Interface (SCI, IrDA, CRC)
Rev.1.00 Jun. 07, 2006 Page 681 of 1102
REJ09B0294-0100
15.3.9
Bit Rate Register (BRR)
BRR is an 8-bit register that adjusts the bit rate. As the SCI performs baud rate generator control
independently for each channel, different bit rates can be set for each channel. Table 15.2 shows
the relationships between the N setting in BRR and bit rate B for normal asynchronous mode and
clocked synchronous mode, and smart card interface mode. The initial value of BRR is H'FF, and
it can be read from or written to by the CPU at all times.
Table 15.3
Relationships between N Setting in BRR and Bit Rate B
Mode
ABCS Bit Bit Rate
Error
0
B =
− 1
64 × 2
× B
2n – 1
P
φ × 106
Error (%) = {
– 1 } × 100
B × 64 × 2
× (N + 1)
2n – 1
P
φ × 106
Asynchronous
mode
1
B =
− 1
32 × 2
× B
2n – 1
P
φ × 106
Error (%) = {
– 1 } × 100
B × 32 × 2
× (N + 1)
2n – 1
P
φ × 106
Clocked synchronous mode
N =
− 1
8 × 2
× B
2n – 1
P
φ × 106
Smart card interface mode
N =
− 1
S × 2
× B
P
φ × 106
2n + 1
Error (%) =
B × S × 2
× (N + 1)
– 1 × 100
2n + 1
P
φ × 106
{
}
[Legend]
B:
Bit rate (bit/s)
N:
BRR setting for baud rate generator (0
≤ N ≤ 255)
P
φ:
Operating frequency (MHz)
n and S: Determined by the SMR settings shown in the following table.
SMR Setting
SMR Setting
CKS1
CKS0
n
BCP1
BCP0
S
0
0
0
0
0
32
0
1
1
0
1
64
1
0
2
1
0
372
1
1
3
1
1
256



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com