数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 866 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 866 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 862Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 863Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 864Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 865Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 866Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 867Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 868Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 869Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 870Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 866 / 1158 page
background image
Section 16 USB Function Module (USB)
Rev.1.00 Jun. 07, 2006 Page 814 of 1102
REJ09B0294-0100
16.10.4
Assigning Interrupt Sources to EP0
The EP0-related interrupt sources indicated by the interrupt source bits (bits 0 to 3) in IFR0 must
be assigned to the same interrupt signal with ISR0. The other interrupt sources have no limitations.
16.10.5
Clearing the FIFO When DMA Transfer is Enabled
The endpoint 1 data register (EPDR1) cannot be cleared when DMA transfer for endpoint 1 is
enabled (EP1 DMAE in DMAR = 1). Cancel DMA transfer before clearing the register.
16.10.6
Notes on TR Interrupt
Note the following when using the transfer request interrupt (TR interrupt) for IN transfer to EP0i,
EP2, or EP3.
The TR interrupt flag is set if the FIFO for the target EP has no data when the IN token is sent
from the USB host. However, at the timing shown in figure 16.24, multiple TR interrupts occur
successively. Take appropriate measures against malfunction in such a case.
Note:
This module determines whether to return NAKC if the FIFO of the target EP has no data
when receiving the IN token, but the TR interrupt flag is set after a NAKC handshake is
sent. If the next IN token is sent before PKTE of TRG is written to, the TR interrupt flag is
set again.
CPU
Host
IN token
IN token
IN token
Sets TR flag
(Sets the flag again)
Sets TR flag
Determines whether
to return NACK
Transmits data
TR interrupt routine
Clear
TR flag
Writes
transmit data
TRG.
PKTE
TR interrupt routine
USB
NACK
Determines whether
to return NACK
NACK
ACK
Figure 16.24 TR Interrupt Flag Set Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com