数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 890 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 890 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 886Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 887Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 888Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 889Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 890Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 891Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 892Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 893Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 894Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 890 / 1158 page
background image
Section 17 I
2C Bus Interface 2 (IIC2)
Rev.1.00 Jun. 07, 2006 Page 838 of 1102
REJ09B0294-0100
SDA
(Master output)
SDA
(Slave output)
RDRF
RCVD
ICDRS
ICDRR
1
9
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
23
4
5
67
8
9
A
A/
A
SCL
(Master output)
Data n-1
Data n
Data n-1
Data n
User
processing
[8] Set slave receive mode
[5] Set RCVD then read ICDRR
[6] Issue stop condition
[7] Read ICDRR and clear RCVD
Figure 17.8 Master Receive Mode Operation Timing 2
17.4.4
Slave Transmit Operation
In slave transmit mode, the slave device outputs the transmit data, and the master device outputs
the receive clock pulse and returns an acknowledge signal. Figures 17.9 and 17.10 show the
operation timings in slave transmit mode. The transmission procedure and operations in slave
transmit mode are described below.
1. Set the ICR bit in the corresponding register to 1, then set the ICE bit in ICCRA to 1. Set the
ACKBIT in ICIER, and perform other initial settings. Set the MST and TRS bits in ICCRA to
select slave receive mode, and wait until the slave address matches.
2. When the slave address matches in the first frame following the detection of the start
condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the
rising of the ninth clock pulse. At this time, if the eighth bit data (R/
W) is 1, TRS in ICCRA
and TDRE in ICSR are set to 1, and the mode changes to slave transmit mode automatically.
The continuous transmission is performed by writing the transmit data to ICDRT every time
TDRE is set.
3. If TDRE is set after writing the last transmit data to ICDRT, wait until TEND in ICSR is set to
1, with TDRE = 1. When TEND is set, clear TEND.
4. Clear TRS for end processing, and read ICDRR (dummy read) to free SCL.
5. Clear TDRE.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com