数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX/1663 数据表(PDF) 1019 Page - Renesas Technology Corp

部件名 H8SX/1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX/1663 数据表(HTML) 1019 Page - Renesas Technology Corp

Back Button H8SX/1663 Datasheet HTML 1015Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1016Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1017Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1018Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1019Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1020Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1021Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1022Page - Renesas Technology Corp H8SX/1663 Datasheet HTML 1023Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1019 / 1158 page
background image
Section 22 Clock Pulse Generator
Rev.1.00 Jun. 07, 2006 Page 967 of 1102
REJ09B0294-0100
22.6
Usage Notes
22.6.1
Notes on Clock Pulse Generator
1. The following points should be noted since the frequency of
φ (Iφ: system clock, Pφ:
peripheral module clock, B
φ: external bus clock) supplied to each module changes according
to the setting of SCKCR.
Select a clock division ratio that is within the operation guaranteed range of clock cycle time
t
cyc shown in the AC timing of electrical characteristics.
The frequency should be set under the conditions of 8 MHz
≤ Iφ ≤ 50 MHz, 8 MHz ≤ Pφ ≤ 35
MHz, and 8 MHz
≤ Bφ ≤ 50 MHz.
2. All the on-chip peripheral modules (except for the DMAC and DTC) operate on the P
φ. Note
therefore that the time processing of modules such as a timer and SCI differs before and after
changing the clock division ratio.
In addition, wait time for clearing software standby mode differs by changing the clock
division ratio. For details, see section 23.7.3, Setting Oscillation Settling Time after Clearing
Software Standby Mode.
3. The relationship among the system clock, peripheral module clock, and external bus clock is I
φ
≥ Pφ and Iφ ≥ Bφ. In addition, the system clock setting has the highest priority. Accordingly,
P
φ or Bφ may have the frequency set by bits ICK2 to ICK0 regardless of the settings of bits
PCK2 to PCK0 or BCK2 to BCK0.
4. Note that the frequency of
φ will be changed in the middle of a bus cycle when setting SCKCR
while executing the external bus cycle with the write-data-buffer function.
5. Figure 22.9 shows the clock modification timing. After a value is written to SCKCR, this LSI
waits for the current bus cycle to complete. After the current bus cycle completes, each clock
frequency will be modified within one cycle (worst case) of the external input clock
φ.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com