| 数据搜索系统,热门电子元器件搜索 |
|
H8SX/1663M 数据表(PDF) 541 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX/1663M 数据表(HTML) 541 Page - Renesas Technology Corp |
|
541 / 1504 page ![]() Section 11 EXDMA Controller (EXDMAC) Rev. 2.00 Sep. 24, 2008 Page 509 of 1468 REJ09B0412-0200 (3) Block Transfer Mode In block transfer mode, one block is transferred in response to one transfer request, and after the transfer, the bus is released. Figure 11.28 shows an example of transfer when ETEND output is enabled, and word-size, block transfer mode is performed from external 16-bit, 2-state access space to external 16-bit, 2-state access space. EXDMA read EXDMA read EXDMA write Address bus EXDMA write EXDMA read EXDMA read EXDMA write EXDMA write B φ RD LHWR, LLWR ETEND Bus release Bus release Bus release Last block transfer cycle Block transfer Figure 11.28 Example of Block Transfer Mode Transfer |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |