H8SXSLASH1663M datasheet(660/1504 Pages) RENESAS

660 / 1504 page

Section 13 I/O Ports

Rev. 2.00 Sep. 24, 2008 Page 628 of 1468

REJ09B0412-0200

(5)

PA3/

LLWR/LLB

The pin function is switched as shown below according to the combination of operating mode and

the EXPE bit, the bus controller register, and the PA3DDR bit settings.

Setting

Bus Controller

I/O Port

Module Name

Pin Function

LLB_OE*2

LLWR_OE*2

PA3DDR

LLB output*1



Bus controller

LLWR output*1

(initial value E)



PA3 output

I/O port

PA3 input

(initial value S)

[Legend]

Initial value E:

Initial value in external extended mode

Initial value S:

Initial value in single-chip mode

Notes: 1. Valid in external extended mode (EXPE = 1)

2. If the byte control SRAM space is accessed, this pin functions as the

LLB output;

otherwise, the

LLWR.

(6)

PA2/

BREQ/WAIT

The pin function is switched as shown below according to the combination of the bus controller

Setting

Bus Controller

I/O Port

Module Name

Pin Function

BCR_BRLE

BCR_WAITE

PA2DDR

BREQ input



Bus controller

WAIT input



PA2 output

I/O port

PA2 input

(initial value)

H8SX/1663M 数据表(PDF) 660 Page - Renesas Technology Corp

H8SX/1663M 数据表(HTML) 660 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载