H8SXSLASH1663M datasheet(1074/1504 Pages) RENESAS

部件名	H8SX/1663M

功能描述	Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series

PDF	1504 Pages

Scroll/Zoom	100%

制造商	RENESAS [Renesas Technology Corp]

网页	http://www.renesas.com

标志

1074 / 1504 page

Section 21 I

2C Bus Interface 2 (IIC2)

Rev. 2.00 Sep. 24, 2008 Page 1042 of 1468

REJ09B0412-0200

Bit

Bit Name

Initial

Value

R/W

Description

BC2

BC1

BC0

R/W

Bit Counter 2 to 0

These bits specify the number of bits to be transferred

next. The settings of these bits should be made during

intervals between transfer frames. When setting these

bits to a value other than 000, the setting should be

made while the SCL line is low. The value return to 000

automatically at the end of a data transfer including the

acknowledge bit.

000: 9

001: 2

010: 3

011: 4

100: 5

101: 6

110: 7

111: 8

21.3.4

2C Bus Interrupt Enable Register (ICIER)

ICIER enables or disables interrupt sources and the acknowledge bits, sets the acknowledge bits to

be transferred, and confirms the acknowledge bit to be received.

Bit

Bit Name

Initial Value

R/W

TIE

R/W

TEIE

R/W

RIE

R/W

NAKIE

R/W

STIE

R/W

ACKE

R/W

ACKBR

ACKBT

R/W

H8SX/1663M 数据表(PDF) 1074 Page - Renesas Technology Corp

H8SX/1663M 数据表(HTML) 1074 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载