SH7052 datasheet(28/919 Pages) RENESAS

28 / 919 page

Table 1.1

SH7052F/SH7053F/SH7054F Features

Item

Features

CPU

• Maximum operating frequency: 40 MHz

• Original Hitachi SH-2 CPU

• 32-bit internal architecture

• General register machine

 Sixteen 32-bit general registers

 Three 32-bit control registers

 Four 32-bit system registers

• Instruction execution time: Basic instructions execute in one state

(25 ns/instruction at 40 MHz operation)

• Address space: Architecture supports 4 Gbytes

• Five-stage pipeline

Operating states

• Operating modes

 Single-chip mode

 8/16-bit bus expanded mode

• Mode with on-chip ROM

• Mode with no on-chip ROM

• Processing states

 Reset state

 Program execution state

 Exception handling state

 Bus-released state

 Power-down state

• Power-down state

 Sleep mode

 Software standby mode

 Hardware standby mode

 Module standby

Multiplier

• 32 × 32 → 64 multiply operations executed in two to four cycles

× 32 + 64 → 64 multiply-and-accumulate operations executed in two to

four cycles

SH7052 数据表(PDF) 28 Page - Renesas Technology Corp

SH7052 数据表(HTML) 28 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载