数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M38047FEHKP 数据表(PDF) 195 Page - Renesas Technology Corp

部件名 M38047FEHKP
功能描述  8-BIT CISC SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
PDF  387 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

M38047FEHKP 数据表(HTML) 195 Page - Renesas Technology Corp

Back Button M38047FEHKP Datasheet HTML 191Page - Renesas Technology Corp M38047FEHKP Datasheet HTML 192Page - Renesas Technology Corp M38047FEHKP Datasheet HTML 193Page - Renesas Technology Corp M38047FEHKP Datasheet HTML 194Page - Renesas Technology Corp M38047FEHKP Datasheet HTML 195Page - Renesas Technology Corp M38047FEHKP Datasheet HTML 196Page - Renesas Technology Corp M38047FEHKP Datasheet HTML 197Page - Renesas Technology Corp M38047FEHKP Datasheet HTML 198Page - Renesas Technology Corp M38047FEHKP Datasheet HTML 199Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 195 / 387 page
background image
2-71
APPLICATION
2.4 Serial interface
Rev.1.00 Jan 14, 2005
REJ09B0212-0100Z
3804 Group (Spec.H)
(3)
Cyclic transmission or reception of block data (data of specified number of bytes) between
two microcomputers
Outline : When the clock synchronous serial I/O is used for communication, synchronization of the
clock and the data between the transmitting and receiving sides may be lost because of
noise included in the synchronous clock. It is necessary to correct that constantly, using
“heading adjustment”.
This “heading adjustment” is carried out by using the interval between blocks in this
example. This example is described for serial I/O1, but this example also can apply serial
I/O3.
Figure 2.4.33 shows connection diagram.
Fig. 2.4.33 Connection diagram
Specifications :
• Serial I/O is used (clock synchronous serial I/O is selected).
• Synchronous clock frequency : 131 kHz (f(XIN) = 4.19 MHz is divided by 32)
• Byte cycle: 488
µs
• Number of bytes for transmission or reception : 8 byte/block
• Block transfer cycle : 16 ms
• Block transfer term : 3.5 ms
• Interval between blocks : 12.5 ms
• Heading adjustment time : 8 ms
Limitations of the specifications :
• Reading of the reception data and setting of the next transmission data must be
completed within the time obtained from “byte cycle – time for transferring 1-byte
data” (in this example, the time taken from generating of the serial I/O1 receive
interrupt request to input of the next synchronous clock is 431
µs).
•“Heading adjustment time < interval between blocks” must be satisfied.
SCLK1
Master unit
SCLK1
Slave unit
TXD1
RXD1
TXD1
RXD1
Note: Use SOUT2 and SIN2 instead of TxD1 and RxD1 for serial I/O2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com