数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA9113 数据表(PDF) 28 Page - STMicroelectronics

部件名 TDA9113
功能描述  LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

TDA9113 数据表(HTML) 28 Page - STMicroelectronics

Back Button TDA9113 Datasheet HTML 24Page - STMicroelectronics TDA9113 Datasheet HTML 25Page - STMicroelectronics TDA9113 Datasheet HTML 26Page - STMicroelectronics TDA9113 Datasheet HTML 27Page - STMicroelectronics TDA9113 Datasheet HTML 28Page - STMicroelectronics TDA9113 Datasheet HTML 29Page - STMicroelectronics TDA9113 Datasheet HTML 30Page - STMicroelectronics TDA9113 Datasheet HTML 31Page - STMicroelectronics TDA9113 Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 50 page
background image
TDA9113
28/50
band even while locked. The speed of the PLL1
depends on the current value provided by the
charge pump. While not locked, the current is very
low, to slow down the changes of VCO frequency
and thus protect the external power components
at sync. signal change. In locked state, the cur-
rents are much higher, two different values being
selectable via PLL1Pump I2C bus bit to provide a
mean to control the PLL1 speed by S/W. Lower
values make the PLL1 slower, but more stable.
Higher values make it faster and less stable. In
general, the PLL1 speed should be higher for high
deflection frequencies. The response speed and
stability (jitter level) depends on the choice of ex-
ternal components making up the loop filter. A
“CRC” filter is generally used (see Figure 4 on
page 28).
Figure 4. H-PLL1 filter configuration
The PLL1 is internally inhibited during extracted
vertical sync. pulse (if any) to avoid taking into ac-
count missing or wrong pulses on the phase com-
parator. Inhibition is obtained by forcing the charge
pump output to high impedance state. The inhibi-
tion
mechanism
can
be
disabled
through
PLL1Pump I2C bus bit.
The Figure 7, in its upper part, shows the position
of the VCO ramp signal in relation to input sync.
pulse for three different positions of adjustment of
horizontal position control
HPOS.
Figure 5. Horizontal PLL1 block diagram
HPLL1F
9
R2
C1
C2
4
Lock
Status
PLL
INHIBITION
HPosF
SHAPER
Low
High
LOCK
COMP
CHARGE
PUMP
HPLL1F R0
C0
86
VCO
HOSC
(I2C)
HPOS
INPUT
INTERFACE
H/HVSyn
Sync
9
10
PLL1Pump
V-sync (extracted)
PLL1InhEn
(I2C)
HOscF
DETECTOR
1
Polarity
V-sync
Extracted
REF1
(pin & I2C)
(I2C)
PLL1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com