数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

TS4871 数据表(PDF) 3 Page - STMicroelectronics

部件名 TS4871
功能描述  OUTPUT RAIL TO RAIL 1W AUDIO POWER AMPLIFIER WITH STANDBY MODE
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

TS4871 数据表(HTML) 3 Page - STMicroelectronics

  TS4871 Datasheet HTML 1Page - STMicroelectronics TS4871 Datasheet HTML 2Page - STMicroelectronics TS4871 Datasheet HTML 3Page - STMicroelectronics TS4871 Datasheet HTML 4Page - STMicroelectronics TS4871 Datasheet HTML 5Page - STMicroelectronics TS4871 Datasheet HTML 6Page - STMicroelectronics TS4871 Datasheet HTML 7Page - STMicroelectronics TS4871 Datasheet HTML 8Page - STMicroelectronics TS4871 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 28 page
background image
TS4871
3/28
ELECTRICAL CHARACTERISTICS
V
CC = +5V, GND = 0V, Tamb = 25°C (unless otherwise specified)
V
CC = +3.3V, GND = 0V, Tamb = 25°C (unless otherwise specified)
3)
Symbol
Parameter
Min.
Typ.
Max.
Unit
ICC
Supply Current
No input signal, no load
68
mA
ISTANDBY
Standby Current 1)
No input signal, Vstdby = Vcc, RL = 8
Ω
1. Standby mode is actived when Vstdby is tied to Vcc
10
1000
nA
Voo
Output Offset Voltage
No input signal, RL = 8
Ω
520
mV
Po
Output Power
THD = 1% Max, f = 1kHz, RL = 8
Ω
1W
THD + N
Total Harmonic Distortion + Noise
Po = 250mW rms, Gv = 2, 20Hz < f < 20kHz, RL = 8
Ω
0.15
%
PSRR
Power Supply Rejection Ratio2)
f = 217Hz, RL = 8
Ω, RFeed = 22KΩ, Vripple = 200mV rms
2. Dynamic measurements - 20*log(rms(Vout)/rms(Vripple)). Vripple is the surimposed sinus signal to Vcc @ f = 217Hz
75
dB
Φ
M
Phase Margin at Unity Gain
RL = 8Ω, CL = 500pF
70
Degrees
GM
Gain Margin
RL = 8Ω, CL = 500pF
20
dB
GBP
Gain Bandwidth Product
RL = 8Ω
2MHz
Symbol
Parameter
Min.
Typ.
Max.
Unit
ICC
Supply Current
No input signal, no load
5.5
8
mA
ISTANDBY
Standby Current 1)
No input signal, Vstdby = Vcc, RL = 8
Ω
1. Standby mode is actived when Vstdby is tied to Vcc
10
1000
nA
Voo
Output Offset Voltage
No input signal, RL = 8
Ω
520
mV
Po
Output Power
THD = 1% Max, f = 1kHz, RL = 8
Ω
450
mW
THD + N
Total Harmonic Distortion + Noise
Po = 250mW rms, Gv = 2, 20Hz < f < 20kHz, RL = 8
Ω
0.15
%
PSRR
Power Supply Rejection Ratio2)
f = 217Hz, RL = 8
Ω, RFeed = 22KΩ, Vripple = 200mV rms
2. Dynamic measurements - 20*log(rms(Vout)/rms(Vripple)). Vripple is the surimposed sinus signal to Vcc @ f = 217Hz
3. All electrical values are made by correlation between 2.6V and 5V measurements
75
dB
Φ
M
Phase Margin at Unity Gain
RL = 8Ω, CL = 500pF
70
Degrees
GM
Gain Margin
RL = 8Ω, CL = 500pF
20
dB
GBP
Gain Bandwidth Product
RL = 8Ω
2MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com