数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SSM2319CBZ-R2 数据表(PDF) 16 Page - Analog Devices

部件名 SSM2319CBZ-R2
功能描述  Filterless, High Efficiency, Mono 3 W Class-D Audio Amplifier
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

SSM2319CBZ-R2 数据表(HTML) 16 Page - Analog Devices

Back Button SSM2319CBZ-R2 Datasheet HTML 12Page - Analog Devices SSM2319CBZ-R2 Datasheet HTML 13Page - Analog Devices SSM2319CBZ-R2 Datasheet HTML 14Page - Analog Devices SSM2319CBZ-R2 Datasheet HTML 15Page - Analog Devices SSM2319CBZ-R2 Datasheet HTML 16Page - Analog Devices SSM2319CBZ-R2 Datasheet HTML 17Page - Analog Devices SSM2319CBZ-R2 Datasheet HTML 18Page - Analog Devices SSM2319CBZ-R2 Datasheet HTML 19Page - Analog Devices SSM2319CBZ-R2 Datasheet HTML 20Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 16 / 20 page
background image
SSM2319
Rev. 0 | Page 16 of 20
Operating Modes
SYNCI = external clock. SYNCO is a buffered clock output
sourced from an external clock signal. One clock cycle after
the internal modulator detect signal is released, an irregular
pulse appears on MCLK before the first buffered output signal
begins on SYNCO, as shown in Figure 39.
The SYNC operating modes include the following:
Initial SYNC startup. An internal reference signal, REF, is
released after one complete internal clock cycle (MCLK).
After REF is released, another internal signal, MOD, waits
127 internal clock cycles. This operates as a training signal
to determine the SYNCI/SYNCO connection. During this
time, SYNCO is the internal clock signal.
SD
REF
MOD
SYNCI
SYNCO
MCLK
INTERNAL
SIGNAL
SYNCI = CLKIN
SYNCI = GND or VDD. SYNCO stops generating pulses.
The modulator is controlled by an internal clock signal, as
shown in Figure 37.
SD
REF
MOD
SYNCI
SYNCO
MCLK
INTERNAL
SIGNAL
SYNCI = GND
Figure 39. SYNCI = External Clock
SYNCI = GND, transitions to clock. When the SYNCI pin is
connected to GND first but then transitions to a clock signal,
SYNCO generates several internal clock signals before finally
being synchronized to the external clock signal, as shown
in Figure 40.
SD
REF
MOD
SYNCI
SYNCO
MCLK
INTERNAL
SIGNAL
SYNCI = GND TO CLKIN
Figure 37. SYNCI = GND or VDD
SYNCI = SYNCO. SYNCO is the delayed clock signal of
SYNCI, as shown in Figure 38.
SD
REF
MOD
SYNCI
SYNCO
MCLK
INTERNAL
SIGNAL
SYNCI = SYNCO
Figure 40. SYNCI = GND to Clock Input
SYNCI = CLK, transitions to GND. When SYNCI is
connected to a clock signal but then transitions to GND,
the SYNCO pin immediately stops generating a clock signal.
After a short clock loss detect time, the internal modulator
synchronizes to the internal clock signal, as shown
in Figure 41.
Figure 38. SYNCI = SYNCO
SD
REF
MOD
SYNCI
SYNCO
MCLK
INTERNAL
SIGNAL
SYNCI = CLKIN TO GND
CLK LOSS
DETECT
Figure 41. SYNCI = Clock Input to GND



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com