数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS5378 数据表(PDF) 11 Page - Cirrus Logic

部件名 CS5378
功能描述  Low-power Single-channel Decimation Filter
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS5378 数据表(HTML) 11 Page - Cirrus Logic

Back Button CS5378 Datasheet HTML 7Page - Cirrus Logic CS5378 Datasheet HTML 8Page - Cirrus Logic CS5378 Datasheet HTML 9Page - Cirrus Logic CS5378 Datasheet HTML 10Page - Cirrus Logic CS5378 Datasheet HTML 11Page - Cirrus Logic CS5378 Datasheet HTML 12Page - Cirrus Logic CS5378 Datasheet HTML 13Page - Cirrus Logic CS5378 Datasheet HTML 14Page - Cirrus Logic CS5378 Datasheet HTML 15Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 88 page
background image
CS5378
DS639F2
11
SPI Registers
Digital Filter Registers
Name
Addr.
Type
# Bits
Description
SPICTRL
00 - 02
R/W
8, 8, 8
SPI Control
SPICMD
03 - 05
R/W
8, 8, 8
SPI Command
SPIDAT1
06 - 08
R/W
8, 8, 8
SPI Data 1
SPIDAT2
09 - 0B
R/W
8, 8, 8
SPI Data 2
Name
Addr.
Type
# Bits
Description
CONFIG
00
R/W
24
Hardware Configuration
RESERVED
01-0D
R/W
24
Reserved
GPCFG
0E
R/W
24
GPIO[7:0] Direction, Pull-up Enable, and Data
RESERVED
0F-1F
R/W
24
Reserved
FILTCFG
20
R/W
24
Digital Filter Configuration
GAIN
21
R/W
24
Gain Correction
RESERVED
22-24
R/W
24
Reserved
OFFSET
25
R/W
24
Offset Correction
RESERVED
26-28
R/W
24
Reserved
TIMEBRK
29
R/W
24
Time Break Delay
TBSCFG
2A
R/W
24
Test Bit Stream Configuration
TBSGAIN
2B
R/W
24
Test Bit Stream Gain
SYSTEM1
2C
R/W
24
User Defined System Register 1
SYSTEM2
2D
R/W
24
User Defined System Register 2
VERSION
2E
R/W
24
Hardware Version ID
SELFTEST
2F
R/W
24
Self-Test Result Code
Table 3. SPI and Digital Filter Registers
Table 4. PLL and BOOT Mode Reset Configurations
PLL[2:0]
Mode Selection on Reset
111
32.768 MHz clock input (PLL bypass).
110
1.024 MHz clock input.
101
2.048 MHz clock input.
100
4.096 MHz clock input.
011
32.768 MHz clock input (PLL bypass).
010
1.024 MHz Manchester input.
001
2.048 MHz Manchester input.
000
4.096 MHz Manchester input.
Configuration Note:
States of the PLL[2:0] and BOOT pins are
latched immediately after reset to select modes.
These pins have a weak (~100 k
Ω) pull-up re-
sistor enabled by default. An external 10 k
pull-down is required to set a low condition.
BOOT
Mode Selection on Reset
1
EEPROM boot
0
Microcontroller boot



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com