数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT85C5122D-RDRUM 数据表(PDF) 49 Page - ATMEL Corporation

部件名 AT85C5122D-RDRUM
功能描述  C51 Microcontroller with USB and Smart Card Reader Interfaces
PDF  208 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT85C5122D-RDRUM 数据表(HTML) 49 Page - ATMEL Corporation

Back Button AT85C5122D-RDRUM Datasheet HTML 45Page - ATMEL Corporation AT85C5122D-RDRUM Datasheet HTML 46Page - ATMEL Corporation AT85C5122D-RDRUM Datasheet HTML 47Page - ATMEL Corporation AT85C5122D-RDRUM Datasheet HTML 48Page - ATMEL Corporation AT85C5122D-RDRUM Datasheet HTML 49Page - ATMEL Corporation AT85C5122D-RDRUM Datasheet HTML 50Page - ATMEL Corporation AT85C5122D-RDRUM Datasheet HTML 51Page - ATMEL Corporation AT85C5122D-RDRUM Datasheet HTML 52Page - ATMEL Corporation AT85C5122D-RDRUM Datasheet HTML 53Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 208 page
background image
49
AT83R5122, AT8xC5122/23
4202F–SCR–07/2008
Reset Value = X0X0 X000b
Table 26.
Clock Configuration Register 0 - CKCON0 (S:8Fh)
765
43210
-
WDX2
-
SIX2
-
T1X2
T0X2
X2
Bit Number
Bit Mnemonic Description
7-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
6WDX2
Watchdog clock
This control bit is validated when the CPU clock X2 is set; when X2 is low,
this bit has no effect.
Cleared to bypass the 1/2 prescaler.
Set to select the 1/2 output for this peripheral.
5-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
4SIX2
Enhanced UART clock (Mode 0 and 2)
This control bit is validated when the CPU clock X2 is set; when X2 is low,
this bit has no effect.
Cleared to bypass the 1/2 prescaler.
Set to select the 1/2 output for this peripheral.
3-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
2T1X2
Timer 1 clock
This control bit is validated when the CPU clock X2 is set; when X2 is low,
this bit has no effect.
Cleared to bypass the 1/2 prescaler.
Set to select the 1/2 output for this peripheral.
1T0X2
Timer 0 clock
This control bit is validated when the CPU clock X2 is set; when X2 is low,
this bit has no effect.
Cleared to bypass the 1/2 prescaler.
Set to select the 1/2 output for this peripheral.
0X2
System clock Control bit
Cleared to select the PRT output for CPU and all the peripherals .
Set to bypass the PRT prescaler and to enable the individual peripherals ‘X2’
bits.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com