数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FD7T 数据表(PDF) 9 Page - Pletronics, Inc.

部件名 FD7T
功能描述  Multi-Output CMOS Clock Oscillator
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PLETRONICS [Pletronics, Inc.]
网页  http://www.pletronics.com
标志 PLETRONICS - Pletronics, Inc.

FD7T 数据表(HTML) 9 Page - Pletronics, Inc.

Back Button FD7T Datasheet HTML 5Page - Pletronics, Inc. FD7T Datasheet HTML 6Page - Pletronics, Inc. FD7T Datasheet HTML 7Page - Pletronics, Inc. FD7T Datasheet HTML 8Page - Pletronics, Inc. FD7T Datasheet HTML 9Page - Pletronics, Inc. FD7T Datasheet HTML 10Page - Pletronics, Inc. FD7T Datasheet HTML 11Page - Pletronics, Inc. FD7T Datasheet HTML 12Page - Pletronics, Inc. FD7T Datasheet HTML 13Page - Pletronics, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 19 page
background image
FD7T Series Multi-Output
CMOS Clock Oscillator
May 2008
Item
Min
Max
Unit
Condition
www.pletronics.com
425-776-1880
9
Peak-to-Peak Jitter
(1)(2)
--
100
pS
1 PLL Switching
--
180
pS
4 PLLs Switching
Cycle-to-Cycle Jitter
(1)(2)
--
90
pS
1 PLL Switching
--
170
pS
4 PLLs Switching
Output Skew
--
60
pS
OUT1 to OUT2
--
160
pS
OUT3 to OUT7
LVCMOS Output Parameters for V
DDOUT = 2.5v
Output High, V
DDOUT = 2.5V
2.2
--
V
I
OH = -0.1 mA
1.7
--
V
I
OH = -6.0 mA
1.6
--
V
I
OH = -10.0 mA
Output Low, V
DDOUT = 2.5V
--
0.1
V
I
OH = +0.1 mA
--
0.5
V
I
OH = +6.0 mA
--
0.7
V
I
OH = +10.0 mA
Rise & Fall Time
--
0.6
nS
V
DDOUT = 2.5v, 20 - 80%, 10pF Load
Output Symmetry
45
55
%
at 50% point of V
DDOUT
Peak-to-Peak Jitter
(1)(2)
--
100
pS
1 PLL Switching
--
180
pS
4 PLLs Switching
Cycle-to-Cycle Jitter
(1)(2)
--
90
pS
1 PLL Switching
--
170
pS
4 PLLs Switching
Output Skew
--
60
pS
OUT1 to OUT2
--
160
pS
OUT3 to OUT7
LVCMOS Output Parameters for V
DDOUT = 1.8v
Output High, V
DDOUT = 1.8V
1.6
--
V
I
OH = -0.1 mA
1.4
--
V
I
OH = -3.0 mA
1.1
--
V
I
OH = -6.0 mA
Output Low, V
DDOUT = 1.8V
--
0.1
V
I
OH = +0.1 mA
--
0.3
V
I
OH = +3.0 mA
--
0.6
V
I
OH = +6.0 mA
Rise & Fall Time
--
0.9
nS
V
DDOUT = 1.8v, 20 - 80%, 10pF Load
Output Symmetry
45
55
%
at 50% point of V
DDOUT
Peak-to-Peak Jitter
(1)(2)
--
140
pS
1 PLL Switching
--
190
pS
4 PLLs Switching
Cycle-to-Cycle Jitter
(1)(2)
--
120
pS
1 PLL Switching
--
170
pS
4 PLLs Switching



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com