数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

CDK1301 数据表(PDF) 4 Page - Cadeka Microcircuits LLC.

部件名 CDK1301
功能描述  8-bit, 250 MSPS A/D Converter with Demuxed Outputs REV 1A
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CADEKA [Cadeka Microcircuits LLC.]
网页  http://www.cadeka.com
标志 CADEKA - Cadeka Microcircuits LLC.

CDK1301 数据表(HTML) 4 Page - Cadeka Microcircuits LLC.

  CDK1301 Datasheet HTML 1Page - Cadeka Microcircuits LLC. CDK1301 Datasheet HTML 2Page - Cadeka Microcircuits LLC. CDK1301 Datasheet HTML 3Page - Cadeka Microcircuits LLC. CDK1301 Datasheet HTML 4Page - Cadeka Microcircuits LLC. CDK1301 Datasheet HTML 5Page - Cadeka Microcircuits LLC. CDK1301 Datasheet HTML 6Page - Cadeka Microcircuits LLC. CDK1301 Datasheet HTML 7Page - Cadeka Microcircuits LLC. CDK1301 Datasheet HTML 8Page - Cadeka Microcircuits LLC. CDK1301 Datasheet HTML 9Page - Cadeka Microcircuits LLC. Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
©2008 CADEKA Microcircuits LLC
www.cadeka.com
4
Data Sheet
Electrical Characteristics
(TA = TMin to TMax, AVCC= +5V, OVDD = +5V, ƒclk = 250MHz, 50% duty cycle,
ƒIN = 70MHz, dual channel mode; unless otherwise noted)
symbol
parameter
conditions
Min
typ
Max
units
Resolution
8
bits
DC Performance
DLE
Differential Linearity Error
+25°C, ƒIN = 1KHz(1)
-0.68
±0.4
0.68
LSB
-40°C to +85°C, ƒIN = 1KHz(2)
-0.95
±0.7
0.95
LSB
ILE
Integral Linearity Error
+25°C, ƒIN = 1KHz(1)
±1.2
±1.90
LSB
-40°C to +85°C, ƒIN = 1KHz(2)
±1.4
±2.15
LSB
No Missing Codes
@250 MSPS, ƒIN = 1KHz(1)
Guaranteed
Analog Input
Input Voltage Range
with respect to VIN-
±512
mVpp
VCM
Input Common Mod(2)
2.0
2.5
3.0
V
Input Bias Current
+25°C
13
µA
Input Resistance
+25°C
50
kΩ
Input Capacitance
+25°C
5
pF
Input Bandwidth
+25°C (-3dB of FS)
350
MHz
Gain Error(1)
+25°C
-7.5
+3.5
%FS
Offset Error(1)
+25°C
-5
+5
LSB
PSRR
Offset Power Supply Rejection Ratio
AVcc = 5V ±0.25V
<1
LSB
Timing Characteristics
Conversion Rate(2)
25
250
MSPS
tpd1
Output Delay (Clock-to-Data)(2)
-40°C to +85°C
7
8
9.4
ns
Output Delay Tempco
16
ps/°C
tap
Aperture Delay Time
0.3
ns
Aperture Jitter Time
2.0
ps-RMS
Pipeline Delay (Latency)
Single Channel Mode
2.5
Cycle
Demuxed Interleaved Mode
2.5
Cycle
Demuxed Parallel Mode
Channel B
2.5
Cycle
Channel A
3.5
Cycle
CLK to DCLKOUT Delay Time
tpd2
Single Channel Mode(2)
5.0
5.18
5.3
ns
tpd3
Dual Channel Mode(2)
5.6
5.73
5.9
ns
Output Delay (Clock to DClock)
18.1
ps/°C
Dynamic Performance
ENOB
Effective Number of Bits
ƒIN = 70MHz, +25°C(1)
6.4
7.0
Bits
ƒIN = 70MHz, -40°C to +85°C(2)
6.25
6.8
Bits
SNR
Signal-to-Noise Ratio
ƒIN = 70MHz,+25°C(1)
44.3
46.1
dB
ƒIN = 70MHz, -40°C to +85°C(2)
42.6
45.4
dB
THD
Total Harmonic Distortion
ƒIN = 70MHz, +25°C(1)
-47
-41.5
dB
ƒIN = 70MHz, -40°C to +85°C(2)
-45.5
-40.3
dB
SINAD
Signal-to-Noise and Distortion
ƒIN = 70MHz, +25°C(1)
40.2
43.7
dB
ƒIN = 70MHz, -40°C to +85°C(2)
39.3
42.8
dB
notes:
1. 100% production tested at +25°C.
2. Parameter is guaranteed (but not tested) by design and characterization data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com