数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDK1306 数据表(PDF) 6 Page - Cadeka Microcircuits LLC.

部件名 CDK1306
功能描述  10-bit, 40 MSPS 160mW A/D Converter
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CADEKA [Cadeka Microcircuits LLC.]
网页  http://www.cadeka.com
标志 CADEKA - Cadeka Microcircuits LLC.

CDK1306 数据表(HTML) 6 Page - Cadeka Microcircuits LLC.

Back Button CDK1306 Datasheet HTML 2Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 3Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 4Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 5Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 6Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 7Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 8Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 9Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 10Page - Cadeka Microcircuits LLC. Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 11 page
background image
©2008 CADEKA Microcircuits LLC
www.cadeka.com
6
Data Sheet
Specification Definitions
aperture Delay
Aperture delay represents the point in time, relative to
the rising edge of the CLOCK input, that the analog input
is sampled.
aperture Jitter
The variations in aperture delay for successive samples.
Differential Gain (DG)
A signal consisting of a sine wave superimposed on vari-
ous DC levels is applied to the input. Differential gain is
the maximum variation in the sampled sine wave ampli-
tudes at these DC levels.
Differential phase (Dp)
A signal consisting of a sine wave superimposed on vari-
ous DC levels is applied to the input. Differential phase is
the maximum variation in the sampled sine wave phases
at these DC levels.
effective number of Bits (enoB)
SINAD = 6.02N + 1.76, where N is equal to the effective
number of bits.
N = SINAD – 1.76
6.02
input Bandwidth
Small signal (50mV) bandwidth (3dB) of analog input stage.
Differential linearity error (Dle)
Error in the width of each code from its theoretical value.
(Theoretical = VFS/2N)
integral linearity error (ile)
Linearity error refers to the deviation of each individual
code (normalized) from a straight line drawn from –FS
through +FS. The deviation is measured from the edge of
each particular code to the true straight line.
output Delay
Time between the clock’s triggering edge and output data
valid.
overvoltage recovery time
The time required for the ADC to recover to full accuracy
after an analog input signal 125% of full scale is reduced
to 50% of the full-scale value.
signal-to-noise ratio (snr)
The ratio of the fundamental sinusoid power to the total
noise power. Harmonics are excluded.
signal-to-noise and Distortion (sinaD)
The ratio of the fundamental sinusoid power to the total
noise and distortion power.
total Harmonic Distortion (tHD)
The ratio of the total power of the first 9 harmonics to the
power of the measured sinusoidal signal.
spurious free Dynamic range (sfDr)
The ratio of the fundamental sinusoidal amplitude to the
single largest harmonic or spurious signal.
Figure 1. Timing Diagram 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com