数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDK1306 数据表(PDF) 4 Page - Cadeka Microcircuits LLC.

部件名 CDK1306
功能描述  10-bit, 40 MSPS 160mW A/D Converter
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CADEKA [Cadeka Microcircuits LLC.]
网页  http://www.cadeka.com
标志 CADEKA - Cadeka Microcircuits LLC.

CDK1306 数据表(HTML) 4 Page - Cadeka Microcircuits LLC.

  CDK1306 Datasheet HTML 1Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 2Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 3Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 4Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 5Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 6Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 7Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 8Page - Cadeka Microcircuits LLC. CDK1306 Datasheet HTML 9Page - Cadeka Microcircuits LLC. Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 11 page
background image
©2008 CADEKA Microcircuits LLC
www.cadeka.com
4
Data Sheet
Electrical Characteristics
(TA = TMin to TMax, AVDD = DVDD = OVDD = +5V, VIN = 0 to 4V, ƒclk = 40 MSPS, VRHS = 4V, VRLS = 0V; unless otherwise noted)
symbol
parameter
conditions
Min
typ
Max
units
Resolution
10
bits
DC Performance
DLE
Differential Linearity Error(1)
-0.5
+0.5
LSB
ILE
Integral Linearity Error(1)
-1.0
+1.0
LSB
No Missing Codes
Guaranteed
Analog Input
Input Voltage Range(1)
VRLS
VRHS
V
Input Resistance(2)
50
Input Capacitance
5
pF
Input Bandwidth
Small Signal
250
MHz
Gain Error
±2.0
LSB
Offset Error
±2.0
LSB
Reference Input
Resistance(1)
200
400
600
Ω
Bandwidth
Small Signal
150
MHz
Voltage Range
VRLS(2)
0
2.0
V
VRHS(2)
3.0
AVDD
V
VRHS – VRLS
4.0
V
Δ (VRHF – VRHS)
90
mV
Δ (VRLS – VRLF)
75
mV
Reference Settling Time
VRHS
15
CLK Cycle
VRLS
20
CLK Cycle
Conversion Characteristics
Maximum Conversion Rate(1)
40
MHz
Minimum Conversion Rate(2)
2
MHz
Pipeline Delay (Latency)(2)
12
CLK Cycle
Aperture Delay Time
4.0
ns
Aperture Jitter Time
15
pspp
Dynamic Performance
ENOB
Effective Number of Bits
ƒIN = 3.58MHz
9.2
Bits
ƒIN = 10.3MHz
8.8
Bits
SNR
Signal-to-Noise Ratio w/o Harmonics
ƒIN = 3.58MHz(1)
56
58
dB
ƒIN = 10.3MHz(1)
55
57
dB
THD
Total Harmonic Distortion
ƒIN = 3.58MHz(1),
9 distortion bins from 1024 pt FFT
61
63
dB
ƒIN = 10.3MHz(1),
9 distortion bins from 1024 pt FFT
56
58
dB
SINAD
Signal-to-Noise and Distortion
ƒIN = 3.58MHz(1)
54
57
dB
ƒIN = 10.3MHz(1)
53
55
dB
SFDR
Spurious Free Dynamic Range
ƒIN = 1MHz
64
dB
Differential Phase
±0.3
deg
Differential Gain
±0.3
%
notes:
1. 100% production tested at +25°C.
2. Parameter is guaranteed (but not tested) by design and characterization data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com