数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMS320UC5402 数据表(PDF) 46 Page - Texas Instruments

部件名 TMS320UC5402
功能描述  FIXED-POINT DIGITAL SIGNAL PROCESSOR
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TMS320UC5402 数据表(HTML) 46 Page - Texas Instruments

Back Button TMS320UC5402 Datasheet HTML 42Page - Texas Instruments TMS320UC5402 Datasheet HTML 43Page - Texas Instruments TMS320UC5402 Datasheet HTML 44Page - Texas Instruments TMS320UC5402 Datasheet HTML 45Page - Texas Instruments TMS320UC5402 Datasheet HTML 46Page - Texas Instruments TMS320UC5402 Datasheet HTML 47Page - Texas Instruments TMS320UC5402 Datasheet HTML 48Page - Texas Instruments TMS320UC5402 Datasheet HTML 49Page - Texas Instruments TMS320UC5402 Datasheet HTML 50Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 63 page
background image
TMS320UC5402
FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS096A – APRIL 1999 – REVISED DECEMBER 1999
46
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
reset, BIO, interrupt, and MP/MC timings
timing requirements for reset, BIO, interrupt, and MP/MC [H = 0.5 tc(CO)] (see Figure 21, Figure 22,
and Figure 23)
MIN
MAX
UNIT
MIN
MAX
UNIT
th(RS)
Hold time, RS after CLKOUT low
0
ns
th(BIO)
Hold time, BIO after CLKOUT low
–2
ns
th(INT)
Hold time, INTn, NMI, after CLKOUT low†
–3
ns
th(MPMC)
Hold time, MP/MC after CLKOUT low
0
ns
tw(RSL)
Pulse duration, RS low‡§
4H+5
ns
tw(BIO)S
Pulse duration, BIO low, synchronous
2H+4
ns
tw(BIO)A
Pulse duration, BIO low, asynchronous
4H
ns
tw(INTH)S
Pulse duration, INTn, NMI high (synchronous)
2H–1
ns
tw(INTH)A
Pulse duration, INTn, NMI high (asynchronous)
4H
ns
tw(INTL)S
Pulse duration, INTn, NMI low (synchronous)
2H+1
ns
tw(INTL)A
Pulse duration, INTn, NMI low (asynchronous)
4H
ns
tw(INTL)WKP
Pulse duration, INTn, NMI low for IDLE2/IDLE3 wakeup
8
ns
tsu(RS)
Setup time, RS before X2/CLKIN low¶
5
ns
tsu(BIO)
Setup time, BIO before CLKOUT low
7
12
ns
tsu(INT)
Setup time, INTn, NMI, RS before CLKOUT low
8
12
ns
tsu(MPMC)
Setup time, MP/MC before CLKOUT low
10
ns
† The external interrupts (INT0–INT3, NMI) are synchronized to the core CPU by way of a two-flip-flop synchronizer which samples these inputs
with consecutive falling edges of CLKOUT. The input to the interrupt pins is required to represent a 1-0-0 sequence at the timing that is
corresponding to three CLKOUT sampling sequences.
‡ If the PLL mode is selected, then at power-on sequence, or at wakeup from IDLE3, RS must be held low for at least 50
µs to ensure
synchronization and lock-in of the PLL.
§ Note that RS may cause a change in clock frequency, therefore changing the value of H.
¶ Divide-by-two mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com