| 数据搜索系统,热门电子元器件搜索 |
|
TMS320UVC5402 数据表(PDF) 13 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320UVC5402 数据表(HTML) 13 Page - Texas Instruments |
|
13 / 60 page ![]() TMS320UVC5402 FIXED-POINT DIGITAL SIGNAL PROCESSOR SPRS100A – APRIL 1999 – REVISED AUGUST 1999 13 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 software-programmable wait-state generator (continued) Table 2. Software Wait-State Register (SWWSR) Bit Fields BIT RESET FUNCTION NO. NAME RESET VALUE FUNCTION 15 XPA 0 Extended program address control bit. XPA is used in conjunction with the program space fields (bits 0 through 5) to select the address range for the program space wait states. 14–12 I/O 1 I/O space. The field value (0–7) corresponds to the base number of wait states for I/O space accesses within addresses 0000–FFFFh. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states. 11–9 Data 1 Upper data space. The field value (0–7) corresponds to the base number of wait states for external data space accesses within addresses 8000–FFFFh. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states. 8–6 Data 1 Lower data space. The field value (0–7) corresponds to the base number of wait states for external data space accesses within addresses 0000–7FFFh. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states. 5–3 Program 1 Upper program space. The field value (0–7) corresponds to the base number of wait states for external program space accesses within the following addresses: - XPA = 0: x8000 – xFFFFh - XPA = 1: The upper program space bit field has no effect on wait states. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states. 2–0 Program 1 Program space. The field value (0–7) corresponds to the base number of wait states for external program space accesses within the following addresses: - XPA = 0: x0000–x7FFFh - XPA = 1: 00000–FFFFFh The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states. The software wait-state multiplier bit of the software wait-state control register (SWCR) is used to extend the base number of wait states selected by the SWWSR. The SWCR bit fields are shown in Figure 4 and described in Table 3. Reserved 1 15 R/W-0 SWSM 0 R/W-0 LEGEND: R = Read, W = Write Figure 4. Software Wait-State Control Register (SWCR) [MMR Address 002Bh] Table 3. Software Wait-State Control Register (SWCR) Bit Fields BIT RESET FUNCTION NO. NAME RESET VALUE FUNCTION 15–1 Reserved 0 These bits are reserved and are unaffected by writes. 0 SWSM 0 Software wait-state multiplier. Used to multiply the number of wait states defined in the SWWSR by a factor of 1 or 2. - SWSM = 0: wait-state base values are unchanged (multiplied by 1). - SWSM = 1: wait-state base values are multiplied by 2 for a maximum of 14 wait states. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |