数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMS320UVC5402 数据表(PDF) 21 Page - Texas Instruments

部件名 TMS320UVC5402
功能描述  FIXED-POINT DIGITAL SIGNAL PROCESSOR
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TMS320UVC5402 数据表(HTML) 21 Page - Texas Instruments

Back Button TMS320UVC5402 Datasheet HTML 17Page - Texas Instruments TMS320UVC5402 Datasheet HTML 18Page - Texas Instruments TMS320UVC5402 Datasheet HTML 19Page - Texas Instruments TMS320UVC5402 Datasheet HTML 20Page - Texas Instruments TMS320UVC5402 Datasheet HTML 21Page - Texas Instruments TMS320UVC5402 Datasheet HTML 22Page - Texas Instruments TMS320UVC5402 Datasheet HTML 23Page - Texas Instruments TMS320UVC5402 Datasheet HTML 24Page - Texas Instruments TMS320UVC5402 Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 60 page
background image
TMS320UVC5402
FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS100A – APRIL 1999 – REVISED AUGUST 1999
21
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
DMA controller synchronization events
The transfers associated with each DMA channel can be synchronized to one of several events. The DSYN bit
field of the DMA channel x sync select and frame count (DMSFCx) register selects the synchronization event
for a channel. The list of possible events and the DSYN values are shown in Table 7.
Table 7. DMA Synchronization Events
DSYN VALUE
DMA SYNCHRONIZATION EVENT
0000b
No synchronization used
0001b
McBSP0 receive event
0010b
McBSP0 transmit event
0011–0100b
Reserved
0101b
McBSP1 receive event
0110b
McBSP1 transmit event
0111b–0110b
Reserved
1101b
Timer0 interrupt
1110b
External interrupt 3
1111b
Timer1 interrupt
DMA channel interrupt selection
The DMA controller can generate a CPU interrupt for each of the six channels. However, channels 1, 2,
and 3 are multiplexed with other interrupt sources. DMA channels 2 and 3 share an interrupt line with the receive
and transmit portions of McBSP1 (IMR/IFR bits 10 and 11), and DMA channel 1 shares an interrupt line with
timer 1 (IMR/IFR bit 7). When the ’UVC5402 is reset, the interrupts from these three DMA channels are
deselected. The INTSEL bit field in the DMA channel priority and enable control (DMPREC) register can be used
to select these interrupts, as shown in Table 8.
Table 8. DMA Channel Interrupt Selection
INTSEL Value
IMR/IFR[7]
IMR/IFR[10]
IMR/IFR[11]
00b (reset)
TINT1
BRINT1
BXINT1
01b
TINT1
DMAC2
DMAC3
10b
DMAC1
DMAC2
DMAC3
11b
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com