数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMS320VC5421 数据表(PDF) 34 Page - Texas Instruments

部件名 TMS320VC5421
功能描述  DIGITAL SIGNAL PROCESSOR
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TMS320VC5421 数据表(HTML) 34 Page - Texas Instruments

Back Button TMS320VC5421 Datasheet HTML 30Page - Texas Instruments TMS320VC5421 Datasheet HTML 31Page - Texas Instruments TMS320VC5421 Datasheet HTML 32Page - Texas Instruments TMS320VC5421 Datasheet HTML 33Page - Texas Instruments TMS320VC5421 Datasheet HTML 34Page - Texas Instruments TMS320VC5421 Datasheet HTML 35Page - Texas Instruments TMS320VC5421 Datasheet HTML 36Page - Texas Instruments TMS320VC5421 Datasheet HTML 37Page - Texas Instruments TMS320VC5421 Datasheet HTML 38Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 88 page
background image
TMS320VC5421
DIGITAL SIGNAL PROCESSOR
SPRS098 – DECEMBER 1999
34
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
DMA accesses to external memory (continued)
DMA_ARB
CPU_ARB
EMIF
Controller
GRANT
DMA_REQ_B
DMA_GRANT_B
XDMA
(DSP
Subsystem B)
XIO
Grant
XIO
Req
Core
SEL=1
VCC
GPIO Control
Register
(DSP Subsystem B)
54x cLEAD CPU
(DSP Subsystem B)
(DSP Subsystem B)
Req
Grant
XIO
XIO
SEL=0
Core
54x cLEAD CPU
DMA_REQUEST
GRANT_A
GPIO Control
Register
(DSP Subsystem A)
Subsystem A)
(DSP
XDMA
DMA_REQ_A
DMA_GRANT_A
DMA_REQUEST
GRANT_B
SEL
XIO
XHOLD
XHOLDA
XDMA
XCPU
XDMA
XCPU
Figure 15. Arbitration Between XIO and xDMA for External Access
The HM bit in the ST1 indicates whether the processor continues internal execution when acknowledging an
active HOLD signal.
D HM = 0, the processor continues execution from internal program memory but places its external interface
in the high-impedance state.
D When HM = 1, the processor halts internal execution.
To ensure that proper arbitration occurs, the HM bit should be set to 0 in the memory-mapped ST1 registers
for both CPUs.
To allow the DMA access to extended data pages, the SLAXS and DLAXs bits are added to the DMMCRn
register. For a description of the remaining bits, see
TMS320C54x DSP Reference Set, Volume 5: Enhanced
Peripherals (literature number SPRU302).
15
14
13
12
11
10
9876
5
43210
AUTO
INIT
DINM
IMOD
CT
MOD
SLAXS
SIND
DMS
DLAXS
DIND
DMD
Figure 16. DMA Transfer Mode Control Register (DMMCRn)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com