数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TUSB3200 数据表(PDF) 13 Page - Texas Instruments

部件名 TUSB3200
功能描述  USB Streaming Controller STC
PDF  93 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TUSB3200 数据表(HTML) 13 Page - Texas Instruments

Back Button TUSB3200 Datasheet HTML 9Page - Texas Instruments TUSB3200 Datasheet HTML 10Page - Texas Instruments TUSB3200 Datasheet HTML 11Page - Texas Instruments TUSB3200 Datasheet HTML 12Page - Texas Instruments TUSB3200 Datasheet HTML 13Page - Texas Instruments TUSB3200 Datasheet HTML 14Page - Texas Instruments TUSB3200 Datasheet HTML 15Page - Texas Instruments TUSB3200 Datasheet HTML 16Page - Texas Instruments TUSB3200 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 93 page
background image
1–7
1.6
Terminal Functions – Normal Mode (Continued)
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
SDA
41
I/O
I2C interface serial data input/output: SDA is the bidirectional data signal for the I2C serial interface. This signal
uses a 3.3-V to 5-VTTL level shifting open drain output buffer and a 5-V to 3.3-V TTL level shifting input buffer.
TEST
11
I
Test mode enable: Input used to enable the device for the factory test mode. This signal uses a 3.3-V
TTL/LVCMOS input buffer.
XINT
17
I
External interrrupt: An active low input used by external circuitry to interrupt the on-chip 8052 MCU. This signal
uses a 5-V compatible input buffer.
XTALI
51
I
Crystal input: Input to the on-chip oscillator from an external 6-MHz crystal.
XTALO
50
O
Crystal Output: Output from the on-chip oscillator to an external 6-MHz crystal.
1.7
Terminal Functions – External MCU Mode
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
AVDD
2
3.3-V Analog supply voltage
AVSS
49
Analog ground
CSCLK
34
I/O
CODEC port interface serial clock:CSCLK is the serial clock for the CODEC port interface used to clock the
CSYNC, CDATO, CDATI, CRESET AND CSCHNE signals. This signal uses a 5-V compatible TTL/LVCMOS
input/output buffer.
CSYNC
35
I/O
CODEC port interface frame sync: CSYNC is the frame synchronization signal for the CODEC port interface.
This signal uses a 5-V compatible TTL/LVCMOS input/output buffer.
CDATO
36
I/O
CODEC port interface serial data output: See section 1.9 for details. This signal uses a 5-V compatible TTL/
LVCMOS input/output buffer.
CDATI
38
I/O
CODEC port interface serial data input: See section 1.9 for details. This signal uses a 5-V compatible TTL/
LVCMOS input/output buffer.
CRESET
39
I/O
CODEC port interface reset output: See section 1.9 for details. This signal uses a 5-V compatible TTL/
LVCMOS input/output buffer.
CSCHNE
40
I/O
CODEC port interface secondary channel enable: See section 1.9 for details. This signal uses a 5-V
compatible TTL/LVCMOS input/output buffer.
DP
7
I/O
USB differential pair data signal plus: DP is the positive signal of the bidirectional USB differential pair used to
connect the TUSB3200 device to the universal serial bus.
DM
8
I/O
USB differential pair data signal minus: DM is the negative signal of the bidirectional USB differential pair used
to connect the TUSB3200 device to the universal serial bus.
DVDD
9, 21, 37
3.3-V Digital supply voltage
DVDDS
27, 43
5 V-Digital supply voltage
DVSS
5, 16, 33,
46
Digital ground
EXTEN
12
I
External MCU mode enable: Input used to enable the device for the external MCU mode. This signal uses a 3.3
V TTL/LVCMOS input buffer.
MCLKI
47
I
Master clock input: An input that can be used as the master clock for the CODEC port interface or the source for
MCLKO2. This signal uses a 5-V to 3.3-V level shifting input buffer.
MCLKI2
48
I
Master clock input 2: An input that can be used as the master clock for the CODEC port interface or the source
for MCLKO2. This signal uses a 5-V to 3.3-V level shifting input buffer.
MCLKO
44
O
Master clock output: The output of the ACG that can be used as the master clock for the CODEC port interface
and the CODEC. This signal uses a 3.3-V TTL/LVCMOS output buffer
MCLKO2
45
O
Master clock output 2: An output that can be used as the master clock for the CODEC port interface and the
CODEC. This clock signal can also be used as a miscellaneous clock. This signal uses a 3.3-V TTL/LVCMOS
output buffer.
MCUAD0
24
I/O
MCU multiplexed address/data bit 0: Multiplexed address bit 0/data bit 0 for external MCU access to the
TUSB3200 external data memory space.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com