数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTM9002 数据表(PDF) 22 Page - Linear Technology

部件名 LTM9002
功能描述  14-Bit Dual-Channel IF/Baseband Receiver Subsystem
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTM9002 数据表(HTML) 22 Page - Linear Technology

Back Button LTM9002 Datasheet HTML 18Page - Linear Technology LTM9002 Datasheet HTML 19Page - Linear Technology LTM9002 Datasheet HTML 20Page - Linear Technology LTM9002 Datasheet HTML 21Page - Linear Technology LTM9002 Datasheet HTML 22Page - Linear Technology LTM9002 Datasheet HTML 23Page - Linear Technology LTM9002 Datasheet HTML 24Page - Linear Technology LTM9002 Datasheet HTML 25Page - Linear Technology LTM9002 Datasheet HTML 26Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 28 page
background image
LTM9002
22
9002f
APPLICATIONS INFORMATION
exceed ±50mV. The internal 1000pF capacitor provides a
corner frequency of 64kHz when used with the 2.5k ex-
ternal resistor. An additional 0.1μF bypass capacitor may
be required at the SENSE pin.
The auxiliary DACs can be used without an external ref-
erence in applications that are not sensitive to close-in
phase noise such as CCD imaging or oversampling of low
amplitude signals. Without an external reference, the DAC
step size will be 366μV at the SENSE pin which results in
a 18μV step for the input span. In this case, the SENSE
pin may be bypassed with 0.1μF capacitor.
The auxiliary DACs must be subsequently set each time
the LTM9002 is powered up.
Driving the Clock Inputs
The CLK inputs can be driven directly with a CMOS or TTL
level signal. A sinusoidal clock can also be used along with a
low-jitter squaring circuit before the CLK pin (Figure 9).
The noise performance of the ADC can depend on the clock
signal quality as much as on the analog input. Any noise
present on the CLK signal will result in additional aperture
jitter that will be RMS summed with the inherent ADC
aperture jitter. In applications where jitter is critical, such
as when digitizing high input frequencies, use as large an
amplitude as possible. Also, if the ADC is clocked with a
sinusoidal signal, filter the CLK signal to reduce wideband
noise and distortion products generated by the source.
Figure 8. Using an External Reference
REF
BUFFER
10k
1.25V
1V (OPEN CIRCUIT,
4k THEVENIN
RESISTANCE)
10k
1000pF
2.5k
SENSE
RANGE
SELECT
REF
1.5V
REFERENCE
LTM9002
9002 F08
DAC
SDI
CS/LD
SCK
Figure 9. Sinusoidal Single-Ended CLK Driver
CLK
50Ω
0.1μF
0.1μF
4.7μF
1k
1k
FERRITE
BEAD
CLEAN
SUPPLY
SINUSOIDAL
CLOCK
INPUT
9002 F09
NC7SVU04
LTM9002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com