数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPT7721 数据表(PDF) 11 Page - Cadeka Microcircuits LLC.

部件名 SPT7721
功能描述  8-BIT, 250 MSPS ADC WITH DEMUXED OUTPUTS
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CADEKA [Cadeka Microcircuits LLC.]
网页  http://www.cadeka.com
标志 CADEKA - Cadeka Microcircuits LLC.

SPT7721 数据表(HTML) 11 Page - Cadeka Microcircuits LLC.

Back Button SPT7721 Datasheet HTML 3Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 4Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 5Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 6Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 7Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 8Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 9Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 10Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 11Page - Cadeka Microcircuits LLC.  
Zoom Inzoom in Zoom Outzoom out
 11 / 11 page
background image
11
11/8/01
SPT7721
PIN ASSIGNMENTS
1
2
3
4
5
6
7
8
9
10
11
23
24
25
26
27
28
29
30
31
32
33
AGND
PD
CLK
RESET
DGND
OVDD
DA6
DA7 (MSB)
DA5
DB4
DB5
DB7 (MSB)
DB6
DGND
AGND
OVDD
DMODE2
SPT7721
TOP VIEW
44L TQFP
DCLKOUT
DMODE1
CLK
RESET
DCLKOUT
DB0–DB7
Data output; Bank B. 3 V / 5 V LVCMOS
compatible.
DCLKOUT
Non-Inverted data output clock. 3 V / 5 V
LVCMOS compatible.
DCLKOUT
Inverted data output clock. 3 V / 5 V LVCMOS
compatible.
CLK
Non-Inverted clock input pin; 100k pulldown to
AGND, internally
CLK
Inverted clock input pin; 17.5k pullup to VCC and
7.5k pulldown to AGND, internally
RESET
RESET synchronizes the data sampling and data
output bank relationship when in Dual Channel
Mode (DMODE1 = 0); 100k pulldown to AGND,
internally
RESET
Inverted RESET input pin; 17.5k pullup to VCC
and 7.5k pulldown to AGND, internally
DMODE1,2
Internally:
100k pulldown to AGND on DMODE1
50k pullup to VCC on DMODE2
Data Output Mode pins:
DMODE1 = 0, DMODE2 = 0: Parallel Dual
Channel Output
DMODE1 = 0, DMODE2 = 1: Interleaved Dual
Channel Output
DMODE1 = 1, DMODE2 = X: Single Channel
Data Output on Bank A (125 MSPS max)
PD
Power Down pin; PD = 1 for power-down mode.
Outputs set to high impedance in power-down
mode; 100k pulldown to AGND, internally
VCM
2.5 V Common Mode Voltage Reference Output
AVCC
+5 V Analog Supply
OVDD
+3 V / +5 V Digital Output Supply
AGND
Analog Ground
DGND
Digital Ground
ORDERING INFORMATION
PART NUMBER
TEMPERATURE RANGE
PACKAGE
SPT7721SIT
–40 to +85 °C
44L TQFP
PIN FUNCTIONS
Pin Name
Description
VIN+
Non-Inverted Analog Input; nominally 1 VP-P;
100k pullup to VCC and 100k pulldown to AGND,
internally
VIN
Inverted Analog Input; nominally 1 VP-P; 100k
pullup to VCC and 100k pulldown to AGND,
internally
DA0–DA7
Data output; Bank A. 3 V / 5 V LVCMOS
compatible.



Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com