数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPT7721 数据表(PDF) 2 Page - Cadeka Microcircuits LLC.

部件名 SPT7721
功能描述  8-BIT, 250 MSPS ADC WITH DEMUXED OUTPUTS
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CADEKA [Cadeka Microcircuits LLC.]
网页  http://www.cadeka.com
标志 CADEKA - Cadeka Microcircuits LLC.

SPT7721 数据表(HTML) 2 Page - Cadeka Microcircuits LLC.

  SPT7721 Datasheet HTML 1Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 2Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 3Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 4Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 5Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 6Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 7Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 8Page - Cadeka Microcircuits LLC. SPT7721 Datasheet HTML 9Page - Cadeka Microcircuits LLC. Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 11 page
background image
2
11/8/01
SPT7721
ELECTRICAL SPECIFICATIONS
TA = TMIN to TMAX, AVCC = +5.0 V, ƒCLK = 250 MHz, VCM = 2.5 V, OVDD = 5.0 V, unless otherwise specified.
TEST
TEST
SPT7721
PARAMETERS
CONDITIONS
LEVEL
MIN
TYP
MAX
UNITS
Resolution
8
Bits
DC Performance
ƒIN = 1 kHz
Differential Linearity Error (DLE)
+25 °C
V
–0.70/+1.05
LSB
–40 °C to +85 °C
V
–0.95/+1.5
LSB
Integral Linearity Error (ILE)
+25 °C
V
±1.7
LSB
Best Fit
–40 °C to +85 °C
V
±2.25
LSB
No Missing Codes
+25 °C, ƒIN = 1 kHz
I
Guaranteed
Analog Input
Input Voltage Range
(with respect to VIN–)
+25 °C
V
±470
mVP-P
Gain Variation
VI
2
%
Input Common Mode (VCM)
IV
2.3
2.5
3.0
V
Input Bias Current
VI
10
µA
Input Resistance
+25 °C
V
50
k
Input Capacitance
+25 °C
V
4
pF
Input Bandwidth
+25 °C (–3 dB of FS)
V
220
MHz
Offset Error
VI
±10
mV
Offset Power Supply Rejection Ratio
V
0.5
mV/V
Timing Characteristics
Maximum Conversion Rate
VI
250
MSPS
Output Delay (Clock-to-Data) (tpd1)
–40 °C to +85 °C
IV
6
8
10.5
ns
Output Delay Tempco
V
22
ps/°C
Aperture Delay Time (tap)
IV
0.5
ns
Aperture Jitter Time
IV
2
ps rms
Pipeline Delay (Latency)
Single Channel Mode
V
2.5
Clocks
Demuxed Interleaved Mode
V
2.5
Clocks
Demuxed Parallel Mode
Channel B
V
2.5
Clocks
Channel A
V
3.5
Clocks
CLK to DCLKOUT Delay Time
Single Channel Mode (tpd2)
IV
467
ns
Dual Channel Mode (tpd3)
IV
5.3
6.16
7.8
ns
Dynamic Performance
Effective Number of Bits (ENOB)
ƒIN = 70 MHz
+25 °C
VI
5.8
6.4
Bits
ƒIN = 70 MHz
–40 °C to +85 °C
IV
5.5
6.0
Bits
Signal-to-Noise Ratio (SNR)
ƒIN = 70 MHz
+25 °C
VI
42
43
dB
ƒIN = 70 MHz
–40 °C to +85 °C
IV
36
40
dB
Temperatures
Operating Temperature ........................... –40 to +85 °C
Storage Temperature ............................ –65 to +125 °C
Supply Voltages
AVCC ...................................................................... +6 V
OVDD ..................................................................... +6 V
Input Voltages
Analog Inputs ............................... –0.5 V to VCC +0.5 V
Digital Inputs ................................ –0.5 V to VCC +0.5 V
Note: Operation at any Absolute Maximum Rating is not implied.
See Electrical Specifications for proper applied conditions in
typical applications.
ABSOLUTE MAXIMUM RATINGS (Beyond which damage may occur) 25 °C



Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com