| 数据搜索系统,热门电子元器件搜索 |
|
CS2100-CP 数据表(PDF) 27 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS2100-CP 数据表(HTML) 27 Page - Cirrus Logic |
|
27 / 32 page ![]() CS2100-CP DS840F1 27 8.3.3 Enable Device Configuration Registers 1 (EnDevCfg1) This bit, in conjunction with EnDevCfg2, configures the device for control port mode. These EnDevCfg bits can be set in any order and at any time during the control port access sequence, however they must both be set before normal operation can occur. Note: EnDevCfg2 must also be set to enable control port mode. See “SPI / I²C Control Port” on page 21. 8.4 Global Configuration (Address 05h) 8.4.1 Device Configuration Freeze (Freeze) Setting this bit allows writes to the Device Control and Device Configuration registers (address 02h - 04h) but keeps them from taking effect until this bit is cleared. 8.4.2 Enable Device Configuration Registers 2 (EnDevCfg2) This bit, in conjunction with EnDevCfg1, configures the device for control port mode. These EnDevCfg bits can be set in any order and at any time during the control port access sequence, however they must both be set before normal operation can occur. Note: EnDevCfg1 must also be set to enable control port mode. See “SPI / I²C Control Port” on page 21. 8.5 Ratio (Address 06h - 09h) These registers contain the User Defined Ratio as shown in the “Register Quick Reference” section on page 24. These 4 registers form a single 32-bit ratio value as shown above. See “Output to Input Frequency Ratio Configuration” on page 17 and “Calculating the User Defined Ratio” on page 30 for more details. EnDevCfg1 Register State 0 Disabled. 1 Enabled. Application: “SPI / I²C Control Port” on page 21 76543210 Reserved Reserved Reserved Reserved Freeze Reserved Reserved EnDevCfg2 FREEZE Device Control and Configuration Registers 0 Register changes take effect immediately. 1 Modifications may be made to Device Control and Device Configuration registers (registers 02h-04h) without the changes taking effect until after the FREEZE bit is cleared. EnDevCfg2 Register State 0 Disabled. 1 Enabled. Application: “SPI / I²C Control Port” on page 21 76543210 MSB ................................................................................................................................................... MSB-7 MSB-8 ................................................................................................................................................... MSB-15 LSB+15 ................................................................................................................................................... LSB+8 LSB+7 ................................................................................................................................................... LSB |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |