TLE8201R datasheet(21/45 Pages) INFINEON

21 / 45 page

TLE 8201R

Data Sheet Rev. 2.0

2006-06-07

4.3.4.1

Error-Flag

In addition to the 16 bits transferred from the TLE 7201R to the SPI master, an additional

Error Flag (EF) is transmitted at the DO pin. The EF status is shown on the DO pin after

CSN H->L, before the first rising edge at CLK, as shown in Figure 6.

The Error flag is set to H if any of the Status Registers contains an error message (i.e.

EF = EF_00 or EF_01 or EF_10 or EF_11)

Figure 6

Error Flag transmission on DO during standard SPI transmission

(top), or without additional SPI transmission, CLK low (bottom)

4.3.5

Electrical Characteristics

Electrical Characteristics - SPI-timing

8 V <

S < 20 V; 4.75 V < VCC < 5.25 V; INH = High; all outputs open;

-40

°C < T

j < 150 °C; unless otherwise specified

Pos. Parameter

Sym-

bol

Limit Values

Unit Conditions

min.

typ.

max.

4.3.1 CSN lead time

lead

100

–

11)

4.3.2 CSN lag time

lag

100

–

21)

4.3.3 Fall time for CSN, CLK, DI,

––

31)

4.3.4 Rise time for CSN, CLK,

DI, DO

––

41)

bit15

bit14

bit13

bit12

CLK

CSN

ZEF

CLK

CSN

TLE8201R 数据表(PDF) 21 Page - Infineon Technologies AG

TLE8201R 数据表(HTML) 21 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

数据表下载