数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

EM68932DVKB 数据表(PDF) 7 Page - Etron Technology, Inc.

部件名 EM68932DVKB
功能描述  4M x 32 Mobile DDR Synchronous DRAM (SDRAM)
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETRON [Etron Technology, Inc.]
网页  http://www.etron.com
标志 ETRON - Etron Technology, Inc.

EM68932DVKB 数据表(HTML) 7 Page - Etron Technology, Inc.

Back Button EM68932DVKB Datasheet HTML 3Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 4Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 5Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 6Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 7Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 8Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 9Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 10Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 11Page - Etron Technology, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 40 page
background image
EtronTech
EM68932DVKB
Etron Confidential
7
Rev. 1.0
Aug. 2009
Mode Register Set(MRS)
The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs
CAS Latency, Burst Type, and Burst Length to make the Mobile DDR SDRAM useful for a variety of
applications. The default value of the Mode Register is not defined; therefore the Mode Register must be
written by the user. Values stored in the register will be retained until the register is reprogrammed, the
device enters Deep Power Down mode, or power is removed from the device. The Mode Register is written
by asserting Low on CS , RAS , CAS , WE , BA1 and BA0 (the device should have all banks idle with no
bursts in progress prior to writing into the mode register, and CKE should be High). The state of address
pins A0~A11 and BA0, BA1 in the same cycle in which CS , RAS , CAS and WE are asserted Low is
written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write
operation in the Mode Register. The Mode Register is divided into various fields depending on functionality.
The Burst Length uses A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address)
uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future compatibility.
Reserved states should not be used to avoid unknown device operation or incompatibility with future
versions. Refer to the table for specific codes for various burst lengths, burst types and CAS latencies.
Table 4. Mode Register Bitmap
BA1 BA0 A11 A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0 Address Field
NOP
PRE
ALL
NOP
tRP
*2
Don’t Care
*1: MRS can be issued only with all banks in the idle state.
*2: A minimum delay of tRP is required before issuing an MRS command.
NOP
MRS
*1
NOP
Any
Command
NOP
NOP
tMRD= 2*tCK
CK
CK
Command
Figure 3. de Register Set Cycle
0
0
0
0
0
CAS Latency
BT
Burst Length
Mode Register
A6 A5 A4 CAS Latency
A3 Burst Type
A2 A1 A0
Burst Length
0
0
0
Reserved
0
Sequential
000
Reserved
0
0
1
Reserved
1
Interleave
0
0
1
2
0
1
0
2
0
1
0
4
0
1
1
3
011
8
1
0
0
Reserved
100
Reserved
1
0
1
Reserved
101
Reserved
1
1
0
Reserved
110
Reserved
1
1
1
Reserved
111
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com