MPC8535EAVTATH datasheet(74/126 Pages) FREESCALE

74 / 126 page

MPC8535E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 2

Enhanced Secure Digital Host Controller (eSDHC)

Freescale Semiconductor

Figure 42. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 8 or 16(PLL Enabled)

2.13

Enhanced Secure Digital Host Controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC interface of the MPC8535E.

2.13.1

eSDHC DC Electrical Characteristics

Table 55 provides the DC electrical characteristics for the eSDHC interface of the MPC8535E.

Table 55. eSDHC interface DC Electrical Characteristics

At recommended operating conditions (see Table 3)

Characteristic

Symbol

Condition

Min

Max

Unit

Notes

Input high voltage

VIH

—

0.625 * OVDD

OVDD+0.3

—

Input low voltage

VIL

—

–0.3

0.25 * OVDD

—

Input/Output leakage current

IIN/IOZ

—

–10

uA—

Output high voltage

VOH

IOH = -100 uA @OVDDmin 0.75 * OVDD

—

LSYNC_IN

UPM Mode Input Signal:

LUPWAIT

tLBIXKH2

tLBIVKH2

tLBIVKH1

tLBIXKH1

tLBKHOZ1

UPM Mode Output Signals:

GPCM Mode Output Signals:

tLBKHOV1

tLBKHOZ1

Input Signals:

LAD[0:31]/LDP[0:3]

(PLL Bypass Mode)

LCS[0:7]/LWE

LCS[0:7]/LBS[0:3]/LGPL[0:5]

GPCM Mode Input Signal

LGTA

MPC8535EAVTATH 数据表(PDF) 74 Page - Freescale Semiconductor, Inc

MPC8535EAVTATH 数据表(HTML) 74 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载