数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS1524 数据表(PDF) 13 Page - ams AG

部件名 AS1524
功能描述  150ksps, 12-Bit, 1-Channel Pseudo/True-Differential and 2-Channel Single-Ended ADCs
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS1524 数据表(HTML) 13 Page - ams AG

Back Button AS1524 Datasheet HTML 9Page - ams AG AS1524 Datasheet HTML 10Page - ams AG AS1524 Datasheet HTML 11Page - ams AG AS1524 Datasheet HTML 12Page - ams AG AS1524 Datasheet HTML 13Page - ams AG AS1524 Datasheet HTML 14Page - ams AG AS1524 Datasheet HTML 15Page - ams AG AS1524 Datasheet HTML 16Page - ams AG AS1524 Datasheet HTML 17Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 22 page
background image
www.austriamicrosystems.com
Revision 1.02
13 - 22
AS1524/AS1525
Datasheet - D e t a i l e d D e s c r i p t i o n
Input Bandwidth
The AS1524/AS1525 input tracking circuitry has a 20MHz small signal bandwidth, so it is possible to digitize high-
speed transient events and measure periodic signals with bandwidths exceeding the AS1524/AS1525 sampling rate
by using undersampling techniques.
Note: To avoid high-frequency signals being aliased into the frequency band of interest, anti-alias filtering is recom-
mended.
Analog Input Protection
Internal protection diodes that clamp the analog input to VDD and GND allow the analog input pins to swing from GND
- 0.3V to VDD + 0.3V without damage. Both inputs must not exceed VDD by more than 50mV or be lower than GND by
more than 50mV for accurate conversions.
Note: If an off-channel analog input voltage exceeds the supply voltages, the input current should be limited to 2mA.
Internal Clock
The AS1524/AS1525 operate from an internal clock, which is accurate within 5% of the 4MHz clock rate. This results in
a worst-case conversion time of 3.7µs. The internal clock releases the system microprocessor from running the SAR
conversion clock and allows the conversion results to be read back at the processor’s convenience, at any clock rate
from 0 to 8MHz.
Output Data Format
Figure 19 on page 12 and Figure 20 on page 12 illustrate the conversion timing for the AS1524/AS1525. The 12-bit
conversion result is output in MSB-first format. Data on DOUT transitions on the falling edge of SCLK. All 12 bits must
be clocked out before CNVST transitions again.
For the AS1524, data is straight binary for unipolar mode and two’s complement for bipolar mode. For the AS1525,
data is always straight binary.
Transfer Function
Figure 21 on page 13 shows the unipolar transfer function for the AS1524/AS1525. Figure 22 on page 14 shows the
bipolar transfer function for the AS1524. Code transitions occur halfway between successive-integer LSB values.
Figure 21. AS1524/AS1525 Unipolar Transfer Function
11...111
11...110
11....101
00...011
00...010
00...001
00...000
Input Voltage (LSB)
0
1
2
3
FS-3/2 LSB FS
Full-Scale
Transition
Full Scale = VREF
Zero Scale = GND
1 LSB = VREF/4096



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com