| 数据搜索系统,热门电子元器件搜索 |
|
AS1528 数据表(PDF) 7 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS1528 数据表(HTML) 7 Page - ams AG |
|
7 / 21 page ![]() www.austriamicrosystems.com Revision 1.02 7 - 21 AS1528/AS1529 Datasheet - E l e c t r i c a l C h a r a c t e r i s t i c s Timing Characteristics VDD = +2.7 to +5.25V, VREF = +2.5V, 4.7µF Capacitor at REF; fSCLK = 8MHz (50% Duty Cycle); AIN- = GND (AS1528) TAMB = TMIN to TMAX (unless otherwise specified). Typical Values at TAMB = +25ºC. Figure 3. DOUT Enable/Disable Time Load Circuits Figure 4. Detailed Serial Interface Timing Diagram Table 5. Timing Characteristics Parameter Symbol Conditions Min Typ Max Units SCLK Pulse Width High tCH 38 ns SCLK Pulse Width Low tCL 38 ns SCLK Falling-to-DOUT Transition tDOT CLOAD = 30pF (see Figure 3, Figure 4, Figure 18 on page 11, Figure 19 on page 11) 28 60 ns SCLK Rising-to-DOUT 1 Disable 1. Guaranteed by Design and Characterisation. tDOD CLOAD = 30pF (see Figure 3, Figure 4, Figure 18 on page 11, Figure 19 on page 11) 100 200 500 ns CNVST Falling-to-MSB Vlid tCONV CLOAD = 30pF (see Figure 3, Figure 4, Figure 18 on page 11, Figure 19 on page 11) 3.3 3.7 µs CNVST Pulse Width tCSW 30 ns CLOAD 6k Ω GND GND DOUT DOUT High-impedance to VOH, VOL to VOH, and VOH to High-impedance VDD 6k Ω GND CLOAD DOUT SCLK CNVST tCL tCH tDOT tDOD tCSW High Z |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |