数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS1543 数据表(PDF) 19 Page - ams AG

部件名 AS1543
功能描述  8/4-Channel, 1 Msps, 12-Bit ADC with Sequencer
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS1543 数据表(HTML) 19 Page - ams AG

Back Button AS1543 Datasheet HTML 15Page - ams AG AS1543 Datasheet HTML 16Page - ams AG AS1543 Datasheet HTML 17Page - ams AG AS1543 Datasheet HTML 18Page - ams AG AS1543 Datasheet HTML 19Page - ams AG AS1543 Datasheet HTML 20Page - ams AG AS1543 Datasheet HTML 21Page - ams AG AS1543 Datasheet HTML 22Page - ams AG AS1543 Datasheet HTML 23Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 29 page
background image
www.austriamicrosystems.com
Revision 1.00
19 - 29
AS1543/44
Data Sheet - D e t a i l e d D e s c r i p t i o n
Shadow Register Conversion (SEQ = 0, SHADOW = 1)
Figure 29 shows how to program the AS1543/44 to continuously convert from a particular sequence of channels. To
exit this mode of operation and revert back to the normal mode of operation of a multi-channel ADC (as outlined in
Figure 28), verify bit WRITE (page 14) = 1 and bits SEQ and SHADOW = 0 on the next serial transfer.
Note: If all 0s are written into the Shadow Register (see Table 12 on page 18) channel 3/7 will be chosen by default.
Figure 29. Bit SEQ = 0, Bit SHADOW = 1 Flowchart
Power On
DOUT: Dummy Conversion Result
DIN: Write to Control Register;
Bit WRITE = 1;
Select Coding, Range, SE/FDN,
WEAK/TRIN and Power Mode;
Select Channel ADDR3:ADDR0 (see Table 5 on
page 14) for Conversion
Bit SEQ = 0, Bit SHADOW = 1
DOUT: Conversion Result from previously selected ADDR3:ADDR0 Channel;
DIN: Write to Shadow Register (see Table 12 on page 18)
Selecting Channels for Conversion*
Bit WRITE = 1, Bit SEQ = 1, Bit SHADOW = 0
* Need not be consecutive channels.
Bit WRITE = 0
DOUT: Conversion Result from
previously selected ADDR3:ADDR0
Channel
Continuously Convert the selected
sequence of Channels
DOUT: Conversion Result from
previously selected ADDR3:ADDR0 Chan-
nel
Continuously Convert the selected
sequence of Channels and allow Changes
to Control Register without Conversion
Interruption
Bit WRITE = 1
Bit SEQ = 1,
Bit SHADOW = 0
Bit WRITE = 0
Bit WRITE = 0
CSN Falling
Edge
CSN Falling
Edge
CSN Falling
Edge
Bit WRITE = 1
Bit SEQ = 1
Bit SHADOW = 0
Exit this flow whenever WRITE = 1 and NOT (SEQ = 1, SHADOW = 0)
CSN Falling
Edge



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com