AS3524 datasheet(19/124 Pages) AMSCO

19 / 124 page

AS3524 C21 / C22

austriamicrosystems

Data Sheet, Confidential

www.austriamicrosystems.com

Revision 1.11

- 124

5.2.2 On-Chip ROM

5.2.2.1

ROM Controller

The ROM controller implements the AHB slave interface for accessing the ROM.

The ROM controller generates OK response for all reads and error response for all writes.

Access width is always 32 bits.

5.2.2.2

1MBIT ROM

128 KByte of on-chip mask-programmable ROM are included.

The ROM is metal mask programmable by a single mask change (VIA2).

The ROM contains the following firmware package

•

Boot loader

5.2.2.3

ROM versions and chip versions

There are two versions of the chip with changed Bootloader functionality available

•

Version C21: Bootloader supports basic function for boot from external Nor Flash (ST or ATMEL).

•

Version C22: Bootloader supports extended boot functions

These two chip versions differ only in the ROM content.

5.2.3 VIC – Vectored Interrupt Controller

The ARM PrimeCell™ PL190 “vectored interrupt controller” is included in the AHB system.

5.2.3.1

Features

•

AMBA specification Rev 2.0 compliant

•

support for 32 standard interrupts

•

support for 16 vectored interrupts

•

hardware interrupt priority

•

IRQ and FIQ generation

•

AHB mapped for fast interrupt response

•

software interrupt generation

•

test registers

•

raw interrupt status

•

interrupt request status

•

interrupt masking

•

privileged mode supportBlock Diagram

Figure 6 VIC Block Diagram

AS3524 数据表(PDF) 19 Page - ams AG

AS3524 数据表(HTML) 19 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载