数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS3524 数据表(PDF) 49 Page - ams AG

部件名 AS3524
功能描述  Advanced Audio Processor System
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS3524 数据表(HTML) 49 Page - ams AG

Back Button AS3524 Datasheet HTML 45Page - ams AG AS3524 Datasheet HTML 46Page - ams AG AS3524 Datasheet HTML 47Page - ams AG AS3524 Datasheet HTML 48Page - ams AG AS3524 Datasheet HTML 49Page - ams AG AS3524 Datasheet HTML 50Page - ams AG AS3524 Datasheet HTML 51Page - ams AG AS3524 Datasheet HTML 52Page - ams AG AS3524 Datasheet HTML 53Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 124 page
background image
AS3524 C21 / C22
austriamicrosystems
Data Sheet, Confidential
© 2003-2006, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Revision 1.11
49
- 124
5.3.8 I2SIN - I2S input interface
The I2S input interface module (called I2SINIF module hereafter) is used to connect an external audio source to the
processor system. The communication is based on the standardized I2S interface. The interface module connects to the
processor system using the AMBA APB bus.
All the input left & right channel data are mapped to either 14 or 24 bit format, selectable within the control register. If the
data word length is less than 24 bit, the unused lower bits are set to zero. To reduce the interrupt frequency for the
processor, a FIFO buffer is provided. The buffer can hold up to 32 words of 48 bit length (left plus right channel).
Generation of interrupt request signal with several maskable interrupt sources (Pop Full, Pop Empty, Pop Error, Push
Error, …etc)
The I2SINIF provides the following features:
two independent clock domains: AMBA APB clock PCLK, I2S input clock i2si_sclk
FIFO (32 words/48 bit) separating clock domains
support of several oversampling rates: 128x, 256x, 512x
interrupt support for FIFO data read
DMA support for FIFO data transfer
The I2SINIF provides five different modes:
input from on-chip audio ADC
input from external audio ADC in master mode (SCLK, LRCK generated by external ADC)
input from external audio ADC in slave mode (SCLK, LRCK, MCLK generated internally and fed to external ADC)
input from SPDIF (SPDIF to I2S converter)
feedback mode with input from I2S output interface: used for test purposes
Figure 23 I2S Input Interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com