数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS5046ASST 数据表(PDF) 2 Page - ams AG

部件名 AS5046ASST
功能描述  PROGRAMMABLE 12-bit 360째 MAGNETIC ANGLE ENCODER WITH ABSOLUTE 2-WIRE SERIAL AND ANALOG INTERFACES
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSCO [ams AG]
网页  http://www.ams.com
标志 AMSCO - ams AG

AS5046ASST 数据表(HTML) 2 Page - ams AG

  AS5046ASST Datasheet HTML 1Page - ams AG AS5046ASST Datasheet HTML 2Page - ams AG AS5046ASST Datasheet HTML 3Page - ams AG AS5046ASST Datasheet HTML 4Page - ams AG AS5046ASST Datasheet HTML 5Page - ams AG AS5046ASST Datasheet HTML 6Page - ams AG AS5046ASST Datasheet HTML 7Page - ams AG AS5046ASST Datasheet HTML 8Page - ams AG AS5046ASST Datasheet HTML 9Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 33 page
background image
AS5046 Programmable 360° Magnetic Angle Encoder – Preliminary Data Sheet
Revision 1.1
www.austriamicrosystems.com
Page 2 of 33
4 Pin Configuration
MagRngn
Prog
VSS
SDA
NC
SCL
CSn
VDD5V
DACref
DACout
FB
Vout
NC
NC
1
4
3
2
13
12
11
10
9
8
7
6
5
16
15
14
Mode
VDD3V3
Figure 3: AS5046 pin configuration SSOP16
Package = SSOP16 (16 lead Shrink Small Outline Package)
Pin
Symbol
Type
Description
1
MagRngn
DO_OD
Magnet Field Magnitude RaNGe warning;
active low, indicates that the magnetic
field strength is outside of the
recommended limits.
2
Mode
DI_PD,
ST
Mode input. Select between low noise
(open, low) and high speed (high) mode.
Internal pull-down resistor
3
CSn
DI_PU,
ST
Chip Select, active low; Schmitt-Trigger
input, internal pull-up resistor (~50k
Ω).
Must be connected to VSS for serial data
transmission.
4
SCL
DI,ST
Serial Clock Line.Clock input for 2-wire
serial data transmission
5
NC
-
must be left unconnected
6
SDA
DIO
Serial Data Line. Bi-directional I/O for 2-
wire serial data transmission
7
VSS
S
Negative Supply Voltage (GND)
8
Prog
DI_PD
OTP Programming Input.
Internal pull-down resistor (~74k
Ω).
Should be connected to VSS if
programming is not used
9
DACref
AI
DAC Reference voltage input for external
reference
10
DACout
AO
DAC output (unbuffered, Ri ~8k
Ω)
11
FB
AI
Feedback, OPAMP inverting input
12
Vout
AO
OPAMP output
13
NC
-
Must be left unconnected
14
NC
-
Must be left unconnected
15
VDD3V3
S
3V-Regulator Output for internal core,
regulated from VDD5V.Connect to
VDD5V for 3V supply voltage. Do not
load externally.
16
VDD5V
S
Positive Supply Voltage, 3.0 to 5.5 V
Table 1: Pin description SSOP16
DO_OD digital output open drain
S
supply pin
DI_PD
digital input pull-down
DO_T digital output /tri-state
DI_PU
digital input pull-up
ST
schmitt-trigger input
AI
analog input
AO
analog output
DI
digital input
4.1
Pin Description
Pins 7, 15 and 16 are supply pins, pins 5, 13 and 14 are
for internal use and must be left open.
Pin 1 is the magnetic field strength indicator, MagRNGn.
It is an open-drain output that is pulled to VSS when the
magnetic field is out of the recommended range (45mT to
75mT). The chip will still continue to operate, but with
reduced performance, when the magnetic field is out of
range. When this pin is low, the analog output at pins
#10 and #12 will be 0V to indicate the out-of-range
condition.
Pin 2 MODE allows switching between filtered (slow) and
unfiltered (fast mode). See section 10.
Pin 3 Chip Select (CSn; active low) selects a device for
serial data transmission over the 2-wire interface. A
“logic high” at CSn forces output SDA to digital tri-state.
Pin 4 SCL (Serial Clock) is the clock input for data
transmission over the 2-wire serial interface
Pin 6 SDA (Serial Data Line) is the serial data input /
output line during data transmission over the 2-wire
interface
Pin 8 PROG is used to program the different operation
modes, as well as the zero-position in the OTP register.
Pin 9 DACref is the external voltage reference input for
the Digital-to-Analog Converter (DAC). If selected, the
analog output voltage on pin 12 (Vout) will be ratiometric
to the voltage on this pin.
Pin10 DACout is the unbuffered output of the DAC. This
pin may be used to connect an external OPAMP, etc. to
the DAC.
Pin 11 FB (Feedback) is the inverting input of the
OPAMP buffer stage.
Access to this pin allows various OPAMP configurations.
Pin 12 Vout is the analog output pin. The analog output
is a DC voltage, ratiometric to VDD5V (3.0 – 5.5V) or an
external voltage source and proportional to the angle.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com