数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCP6271-E/MS 数据表(PDF) 13 Page - Microchip Technology

部件名 MCP6271-E/MS
功能描述  170 關A, 2 MHz Rail-to-Rail Op Amp
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MCP6271-E/MS 数据表(HTML) 13 Page - Microchip Technology

Back Button MCP6271-E/MS Datasheet HTML 9Page - Microchip Technology MCP6271-E/MS Datasheet HTML 10Page - Microchip Technology MCP6271-E/MS Datasheet HTML 11Page - Microchip Technology MCP6271-E/MS Datasheet HTML 12Page - Microchip Technology MCP6271-E/MS Datasheet HTML 13Page - Microchip Technology MCP6271-E/MS Datasheet HTML 14Page - Microchip Technology MCP6271-E/MS Datasheet HTML 15Page - Microchip Technology MCP6271-E/MS Datasheet HTML 16Page - Microchip Technology MCP6271-E/MS Datasheet HTML 17Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 36 page
background image
© 2008 Microchip Technology Inc.
DS21810F-page 13
MCP6271/1R/2/3/4/5
4.0
APPLICATION INFORMATION
The MCP6271/1R/2/3/4/5 family of op amps is
manufactured using Microchip’s state of the art CMOS
process, specifically designed for low cost, low power
and general purpose applications. The low supply
voltage, low quiescent current and wide bandwidth
make the MCP6271/1R/2/3/4/5 ideal for battery
powered applications.
4.1
Rail-to-Rail Inputs
4.1.1
PHASE REVERSAL
The input devices are designed to not exhibit phase
inversion when the input pins exceed the supply
voltages.
Figure 2-34
shows
an
input
voltage
exceeding both supplies with no phase inversion.
4.1.2
INPUT VOLTAGE AND CURRENT
LIMITS
The ESD protection on the inputs can be depicted as
shown in Figure 4-1. This structure was chosen to
protect the input transistors, and to minimize input bias
current (IB). The input ESD diodes clamp the inputs
when they try to go more than one diode drop below
VSS. They also clamp any voltages that go too far
above VDD; their breakdown voltage is high enough to
allow normal operation, and low enough to bypass
quick ESD events within the specified limits.
FIGURE 4-1:
Simplified Analog Input ESD
Structures.
In order to prevent damage and/or improper operation
of these amplifiers, the circuit must limit the currents
(and voltages) at the input pins (see Absolute Maxi-
mum Ratings † at the beginning of Section 1.0 “Elec-
trical
Characteristics”).
Figure 4-2
shows
the
recommended approach to protecting these inputs.
The internal ESD diodes prevent the input pins (VIN+
and VIN–) from going too far below ground, and the
resistors R1 and R2 limit the possible current drawn out
of the input pins. Diodes D1 and D2 prevent the input
pins (VIN+ and VIN–) from going too far above VDD, and
dump any currents onto VDD. When implemented as
shown, resistors R1 and R2 also limit the current
through D1 and D2.
FIGURE 4-2:
Protecting the Analog
Inputs.
It is also possible to connect the diodes to the left of the
resistor R1 and R2. In this case, the currents through
the diodes D1 and D2 need to be limited by some other
mechanism. The resistors then serve as in-rush current
limiters; the DC current into the input pins (VIN+ and
VIN–) should be very small.
A significant amount of current can flow out of the
inputs (through the ESD diodes) when the common
mode voltage (VCM) is below ground (VSS); see
Figure 2-32. Applications that are high impedance may
need to limit the usable voltage range.
4.1.3
NORMAL OPERATIONS
The input stage of the MCP6271/1R/2/3/4/5 op amps
uses two differential CMOS input stages in parallel.
One operates at low common mode input voltage (VCM
and the other at high VCM. With this topology, the input
operates with VCM up to 0.3V past either supply rail
(see Figure 2-7 and Figure 2-10). The input offset volt-
age (VOS) is measured at VCM =VSS –0.3V and
VDD + 0.3V to ensure proper operation.
The transition between the two input stage occurs
when VCM ≈ VDD –1.1V (see Figure 2-3 and Figure 2-
6). For the best distortion and gain linearity, with non-
inverting gains, avoid this region of operation.
4.2
Rail-to-Rail Output
The output voltage range of the MCP6271/1R/2/3/4/5
op amps is VDD – 15 mV (minimum) and VSS +15mV
(maximum) when RL =10kΩ is connected to VDD/2
and VDD = 5.5V. Refer to Figure 2-17 for more informa-
tion.
Bond
Pad
Bond
Pad
Bond
Pad
VDD
VIN+
VSS
Input
Stage
Bond
Pad
VIN
V1
MCP627X
R1
VDD
D1
R1 >
VSS – (minimum expected V1)
2mA
VOUT
R2 >
VSS – (minimum expected V2)
2mA
V2
R2
D2
R3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com