数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

M24LR64-R-DW6T/2 数据表(PDF) 113 Page - STMicroelectronics

部件名 M24LR64-R-DW6T/2
功能描述  64 Kbit EEPROM with password protection & dual interface: 400kHz I짼C serial bus & ISO 18000-3 mode 1 RF protocol at 13.56MHz
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M24LR64-R-DW6T/2 数据表(HTML) 113 Page - STMicroelectronics

Back Button M24LR64-R-DW6T/2 Datasheet HTML 109Page - STMicroelectronics M24LR64-R-DW6T/2 Datasheet HTML 110Page - STMicroelectronics M24LR64-R-DW6T/2 Datasheet HTML 111Page - STMicroelectronics M24LR64-R-DW6T/2 Datasheet HTML 112Page - STMicroelectronics M24LR64-R-DW6T/2 Datasheet HTML 113Page - STMicroelectronics M24LR64-R-DW6T/2 Datasheet HTML 114Page - STMicroelectronics M24LR64-R-DW6T/2 Datasheet HTML 115Page - STMicroelectronics M24LR64-R-DW6T/2 Datasheet HTML 116Page - STMicroelectronics M24LR64-R-DW6T/2 Datasheet HTML 117Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 126 page
background image
M24LR64-R
I2C DC and AC parameters
Doc ID 15170 Rev 8
113/126
Table 104.
I2C AC characteristics
Test conditions specified in Table 100
Symbol
Alt.
Parameter
Min.
Max.
Unit
fC
fSCL
Clock frequency
400
kHz
tCHCL
tHIGH
Clock pulse width high
600
ns
tCLCH
tLOW
Clock pulse width low
1300
ns
tXH1XH2
(1)
1.
Values recommended by the I²C-bus Fast-Mode specification.
tR
Input signal rise time
20
300
ns
tXL1XL2
(1)
tF
Input signal fall time
20
300
ns
tDL1DL2
tF
SDA (out) fall time
20
100
ns
tDXCX
tSU:DAT Data in set up time
100
ns
tCLDX
tHD:DAT Data in hold time
0
ns
tCLQX
tDH
Data out hold time
100
ns
tCLQV
(2)(3)
2.
To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or
rising edge of SDA.
3.
tCLQV is the time (from the falling edge of SCL) required by the SDA bus line to reach 0.8VCC in a
compatible way with the I2C specification (which specifies tSU:DAT (min) = 100 ns), assuming that the Rbus
× Cbus time constant is less than 500 ns (as specified in Figure 4).
tAA
Clock low to next data valid (access time)
100
900
ns
tCHDX
(4)
4.
For a reStart condition, or following a write cycle.
tSU:STA Start condition set up time
600
ns
tDLCL
tHD:STA Start condition hold time
600
ns
tCHDH
tSU:STO Stop condition set up time
600
ns
tDHDL
tBUF
Time between Stop condition and next Start condition
1300
ns
tW
I²C write time
5
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com