M24LR64-R-DW6TSLASH2 datasheet(12/126 Pages) STMICROELECTRONICS

12 / 126 page

Description

M24LR64-R

12/126

Doc ID 15170 Rev 8

Description

The M24LR64-R device is a dual-interface, electrically erasable programmable memory

(EEPROM). It features an I2C interface and can be operated from a VCC power supply. It is

also a contactless memory powered by the received carrier electromagnetic wave.

The M24LR64-R is organized as 8192 × 8 bits in the I2C mode and as 2048 × 32 bits in the

ISO 15693 and ISO 18000-3 mode 1 RF mode.

Figure 1.

Logic diagram

I2C uses a two-wire serial interface, comprising a bidirectional data line and a clock line. The

devices carry a built-in 4-bit device type identifier code (1010) in accordance with the I2C

bus definition.

The device behaves as a slave in the I2C protocol, with all memory operations synchronized

by the serial clock. Read and Write operations are initiated by a Start condition, generated

by the bus master. The Start condition is followed by a device select code and Read/Write

bit (RW) (as described in Table 2), terminated by an acknowledge bit.

When writing data to the memory, the device inserts an acknowledge bit during the 9th bit

time, following the bus master’s 8-bit transmission. When data is read by the bus master, the

bus master acknowledges the receipt of the data byte in the same way. Data transfers are

terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.

In the ISO15693/ISO18000-3 mode 1 RF mode, the M24LR64-R is accessed via the

13.56 MHz carrier electromagnetic wave on which incoming data are demodulated from the

received signal amplitude modulation (ASK: amplitude shift keying). The received ASK wave

is 10% or 100% modulated with a data rate of 1.6 Kbit/s using the 1/256 pulse coding mode

or a data rate of 26 Kbit/s using the 1/4 pulse coding mode.

Outgoing data are generated by the M24LR64-R load variation using Manchester coding

with one or two subcarrier frequencies at 423 kHz and 484 kHz. Data are transferred from

the M24LR64-R at 6.6 Kbit/s in low data rate mode and 26 Kbit/s high data rate mode. The

M24LR64-R supports the 53 Kbit/s in high data rate mode in one subcarrier frequency at

423 kHz.

The M24LR64-R follows the ISO 15693 and ISO 18000-3 mode 1 recommendation for

radio-frequency power and signal interface.

AI15106b

E0-E1

SDA

VCC

M24LR64-R

SCL

VSS

AC0

AC1

M24LR64-R-DW6T/2 数据表(PDF) 12 Page - STMicroelectronics

M24LR64-R-DW6T/2 数据表(HTML) 12 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载