ADCLK944BCPZ-R2 datasheet(3/12 Pages) AD

3 / 12 page

ADCLK944

Rev. 0 | Page 3 of 12

SPECIFICATIONS

Typical values are given for VCC − VEE = 3.3 V and TA = 25°C, unless otherwise noted. Minimum and maximum values are given for the

full VCC − VEE = 3.3 V + 10% to 2.5 V − 5% and TA = −40°C to +85°C variation, unless otherwise noted.

CLOCK INPUTS AND OUTPUTS

Table 1.

Parameter

Symbol

Min

Typ

Max

Unit

Test Conditions/Comments

DC INPUT CHARACTERISTICS

Input Common-Mode Voltage

VICM

VEE + 1.35

VCC − 0.1

Input Differential Voltage

VID

0.4

3.4

V p-p

±1.7 V between input pins

Input Capacitance

CIN

0.4

Input Resistance

RIN

Single-Ended Mode

Differential Mode

100

Common Mode

kΩ

VT open

Input Bias Current

μA

DC OUTPUT CHARACTERISTICS

Output Voltage High Level

VOH

VCC − 1.26

VCC − 0.76

Load = 50 Ω to (VCC − 2.0 V)

Output Voltage Low Level

VOL

VCC − 1.99

VCC − 1.54

Load = 50 Ω to (VCC − 2.0 V)

Output Voltage, Single-Ended

600

960

VOH − VOL, output static

Voltage Reference

VREF

Output Voltage

(VCC + 1)/2

−500 μA to +500 μA

Output Resistance

250

TIMING CHARACTERISTICS

Table 2.

Parameter

Symbol

Min

Typ

Max

Unit

Test Conditions/Comments

AC PERFORMANCE

Maximum Output Frequency

6.2

7.0

GHz

Differential output voltage swing > 0.8 V

(see Figure 4)

Output Rise/Fall Time

20% to 80%, measured differentially

Propagation Delay

tPD

100

130

VID = 1.6 V p-p

Temperature Coefficient

fs/°C

Output-to-Output Skew1

Part-to-Part Skew

VID = 1.6 V p-p

Additive Time Jitter

Integrated Random Jitter

fs rms

BW = 12 kHz to 20 MHz, CLK = 1 GHz

Broadband Random Jitter2

fs rms

VID = 1.6 V p-p, 8 V/ns, VICM = 2 V

CLOCK OUTPUT PHASE NOISE

Absolute Phase Noise

Input slew rate > 1 V/ns (see Figure 11)

fIN = 1 GHz

−118

dBc/Hz

100 Hz offset

−135

dBc/Hz

1 kHz offset

−144

dBc/Hz

10 kHz offset

−150

dBc/Hz

100 kHz offset

−150

dBc/Hz

>1 MHz offset

1 The output-to-output skew is the difference between any two similar delay paths while operating at the same voltage and temperature.

2 Measured at the rising edge of the clock signal; calculated using the SNR of the ADC method.

ADCLK944BCPZ-R2 数据表(PDF) 3 Page - Analog Devices

ADCLK944BCPZ-R2 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

数据表下载

链接网址

ADCLK944BCPZ-R2 数据表(PDF) 3 Page - Analog Devices

ADCLK944BCPZ-R2 数据表(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

数据表 下载

链接网址

数据表下载