ADCLK944BCPZ-R2 datasheet(1/12 Pages) AD

部件名	ADCLK944BCPZ-R2

功能描述	2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer

PDF	12 Pages

Scroll/Zoom	100%

制造商	AD [Analog Devices]

网页	http://www.analog.com

标志

1 / 12 page

2.5 V/3.3 V, Four LVPECL Outputs,

SiGe Clock Fanout Buffer

ADCLK944

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

www.analog.com

Fax: 781.461.3113

FEATURES

Operating frequency: 7.0 GHz

Broadband random jitter: 50 fs rms

On-chip input terminations

Power supply (VCC − VEE): 2.5 V to 3.3 V

APPLICATIONS

Low jitter clock distribution

Clock and data signal restoration

Level translation

Wireless communications

Wired communications

Medical and industrial imaging

ATE and high performance instrumentation

FUNCTIONAL BLOCK DIAGRAM

LVPECL

ADCLK944

REFERENCE

REF

VT

Q0

Q1

Q2

V

CLK

Q2

Q3

CLK

Figure 1.

GENERAL DESCRIPTION

The ADCLK944 is an ultrafast clock fanout buffer fabricated on

the Analog Devices, Inc., proprietary XFCB3 silicon germanium

(SiGe) bipolar process. This device is designed for high speed

applications requiring low jitter.

The device has a differential input equipped with center-tapped,

differential, 100 Ω on-chip termination resistors. The input can

accept dc-coupled LVPECL, CML, 3.3 V CMOS (single-ended),

and ac-coupled 1.8 V CMOS, LVDS, and LVPECL inputs. A VREF

pin is available for biasing ac-coupled inputs.

The ADCLK944 features four full-swing emitter-coupled logic

(ECL) output drivers. For LVPECL (positive ECL) operation,

bias VCC to the positive supply and VEE to ground. For ECL

operation, bias VCC to ground and VEE to the negative supply.

The ECL output stages are designed to directly drive 800 mV

each side into 50 Ω terminated to VCC − 2 V for a total differen-

tial output swing of 1.6 V.

The ADCLK944 is available in a 16-lead LFCSP and is specified

for operation over the standard industrial temperature range of

−40°C to +85°C.

类似零件编号 - ADCLK944BCPZ-R2

制造商	部件名	数据表	功能描述
Analog Devices	ADCLK946	476Kb / 12P	Six LVPECL Outputs, SiGe Clock Fanout Buffer REV. 0
	ADCLK946	335Kb / 12P	Six LVPECL Outputs, SiGe Clock Fanout Buffer 8/2017-Rev. A to Rev. B
	ADCLK946/PCBZ	476Kb / 12P	Six LVPECL Outputs, SiGe Clock Fanout Buffer REV. 0
	ADCLK946BCPZ	476Kb / 12P	Six LVPECL Outputs, SiGe Clock Fanout Buffer REV. 0
	ADCLK946BCPZ	335Kb / 12P	Six LVPECL Outputs, SiGe Clock Fanout Buffer 8/2017-Rev. A to Rev. B

More results

类似说明 - ADCLK944BCPZ-R2

制造商	部件名	数据表	功能描述
ON Semiconductor	NB3L553	74Kb / 6P	2.5 V / 3.3 V / 5.0 V 1:4 Clock Fanout Buffer March, 2006 ??Rev. 0
Analog Devices	ADCLK946	476Kb / 12P	Six LVPECL Outputs, SiGe Clock Fanout Buffer REV. 0
Freescale Semiconductor...	MPC9446	330Kb / 12P	2.5 V and 3.3 V LVCMOS Clock Fanout Buffer
Integrated Device Techn...	8T73S208	532Kb / 22P	2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer
Integrated Device Techn...	8T73S208B-01	508Kb / 22P	2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer
Analog Devices	ADCLK946	335Kb / 12P	Six LVPECL Outputs, SiGe Clock Fanout Buffer 8/2017-Rev. A to Rev. B
Renesas Technology Corp	8T73S208	837Kb / 23P	2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer June 15, 2016
	8T73S208B-01	590Kb / 19P	2.5 V, 3.3 V Differential LVPECL Clock Divider and Fanout Buffer April 8, 2020
	MPC9448	393Kb / 14P	3.3 V/2.5 V LVCMOS 1:12 Clock Fanout Buffer 2019
	MPC9456	451Kb / 14P	2.5 V and 3.3 V LVCMOS Clock Fanout Buffer 2019