数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

X24C01API-3 数据表(PDF) 2 Page - Xicor Inc.

部件名 X24C01API-3
功能描述  Serial E2PROM
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  XICOR [Xicor Inc.]
网页  http://www.xicor.com
标志 XICOR - Xicor Inc.

X24C01API-3 数据表(HTML) 2 Page - Xicor Inc.

  X24C01API-3 Datasheet HTML 1Page - Xicor Inc. X24C01API-3 Datasheet HTML 2Page - Xicor Inc. X24C01API-3 Datasheet HTML 3Page - Xicor Inc. X24C01API-3 Datasheet HTML 4Page - Xicor Inc. X24C01API-3 Datasheet HTML 5Page - Xicor Inc. X24C01API-3 Datasheet HTML 6Page - Xicor Inc. X24C01API-3 Datasheet HTML 7Page - Xicor Inc. X24C01API-3 Datasheet HTML 8Page - Xicor Inc. X24C01API-3 Datasheet HTML 9Page - Xicor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 13 page
background image
X24C01A
2
PIN DESCRIPTIONS
Serial Clock (SCL)
The SCL input is used to clock all data into and out of the
device.
Serial Data (SDA)
SDA is a bidirectional pin used to transfer data into and
out of the device. It is an open drain output and may be
wire-ORed with any number of open drain or open
collector outputs.
An open drain output requires the use of a pull-up
resistor. For selecting typical values, refer to the Guide-
lines for Calculating Typical Values of Bus Pull-Up
Resistors graph.
Address (A0, A1, A2)
The address inputs are used to set the least significant
three bits of the seven bit slave address. These inputs
can be static or actively driven. If used statically they
must be tied to VSS or VCC as appropriate. If actively
driven, they must be driven to VSS or to VCC.
WRITE CONTROL (
WC)
The Write Control input controls the ability to write to the
device. When
WC is LOW (tied to VSS) the X24C01A will
be enabled to perform write operations. When
WC is
HIGH (tied to VCC) the internal high voltage circuitry will
be disabled and all writes will be disabled.
DEVICE OPERATION
The X24C01A supports a bidirectional bus oriented
protocol. The protocol defines any device that sends
data onto the bus as a transmitter, and the receiving
device as the receiver. The device controlling the trans-
fer is a master and the device being controlled is the
slave. The master will always initiate data transfers and
provide the clock for both transmit and receive opera-
tions. Therefore, the X24C01A will be considered a
slave in all applications.
VCC
WC
SCL
SDA
A0
A1
A2
VSS
1
2
3
4
8
7
6
5
X24C01A
PIN CONFIGURATION
3841 FHD F02
PIN NAMES
Symbol
Description
A0–A2
Address Inputs
SDA
Serial Data
SCL
Serial Clock
WC
Write Control
VSS
Ground
VCC
+5V
3841 PGM T01
Clock and Data Conventions
Data states on the SDA line can change only during SCL
LOW. SDA state changes during SCL HIGH are re-
served for indicating start and stop conditions. Refer to
Figures 1 and 2.
Start Condition
All commands are preceded by the start condition,
which is a HIGH to LOW transition of SDA when SCL is
HIGH. The X24C01A continuously monitors the SDA
and SCL lines for the start condition and will not respond
to any command until this condition has been met.
DIP/SOIC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com