| 数据搜索系统,热门电子元器件搜索 |
|
74ALVC32 数据表(PDF) 1 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
74ALVC32 数据表(HTML) 1 Page - NXP Semiconductors |
|
1 / 13 page ![]() 1. General description The 74ALVC32 is a quad 2-input OR gate. Schmitt trigger action on all inputs makes the device tolerant of slow rise and fall times. 2. Features s Wide supply voltage range from 1.65 V to 3.6 V s 3.6 V tolerant inputs/outputs s CMOS low power consumption s Direct interface with TTL levels (2.7 V to 3.6 V) s Power-down mode s Latch-up performance exceeds 250 mA s Complies with JEDEC standards: x JESD8-7 (1.65 V to 1.95 V) x JESD8-5 (2.3 V to 2.7 V) x JESD8B/JESD36 (2.7 V to 3.6 V) s ESD protection: x HBM JESD22-A114E exceeds 2000 V x MM JESD22-A115-A exceeds 200 V 3. Ordering information 74ALVC32 Quad 2-input OR gate Rev. 02 — 10 December 2007 Product data sheet Table 1. Ordering information Type number Package Temperature range Name Description Version 74ALVC32D −40 °Cto+85 °C SO14 plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 74ALVC32PW −40 °Cto+85 °C TSSOP14 plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT402-1 74ALVC32BQ −40 °Cto+85 °C DHVQFN14 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm SOT762-1 |
类似零件编号 - 74ALVC32 |
|
类似说明 - 74ALVC32 |
|
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |