AM1808AZCED3 datasheet(72/264 Pages) TI

72 / 264 page

OSCIN

RESET

RESETOUT

BootPins

Config

Power

Supplies

Ramping

PowerSuppliesStable

ClockSourceStable

TRST

AM1808

SPRS653A – FEBRUARY 2010 – REVISED APRIL 2010

www.ti.com

6.4.3

Reset Electrical Data Timings

Table 6-1 assumes testing over the recommended operating conditions.

Table 6-1. Reset Timing Requirements ((1), (2))

1.3V, 1.2V

1.1V

1.0V

NO.

PARAMETER

UNIT

MIN

MAX

MIN

MAX

MIN

MAX

tw(RSTL)

Pulse width, RESET/TRST low

100

tsu(BPV-RSTH)

Setup time, boot pins valid before RESET/TRST high

th(RSTH-BPV)

Hold time, boot pins valid after RESET/TRST high

td(RSTH-RESETOUTH) RESET high to RESETOUT high; Warm reset

cycles(3)

RESET high to RESETOUT high; Power-on Reset

td(RSTL-RESETOUTL) Delay time, RESET/TRST low to RESETOUT low

(1)

RESETOUT is multiplexed with other pin functions. See the Terminal Functions table, Table 3-3 for details.

(2)

For power-on reset (POR), the reset timings in this table refer to RESET and TRST together. For warm reset, the reset timings in this

table refer to RESET only (TRST is held high).

(3)

OSCIN cycles.

Figure 6-4. Power-On Reset (RESET and TRST active) Timing

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): AM1808

AM1808AZCED3 数据表(PDF) 72 Page - Texas Instruments

AM1808AZCED3 数据表(HTML) 72 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载